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Abstract 
Significant opportunities exist in the display market, which require high quality, 
highly portable, easily managed displays. However current technology struggles to 
fill this need, often requiring large construction equipment, multiple signal 
processing layers and large power requirements. This research has developed an 18 
meters squared full scale prototype display that meets these requirements.  
The display development is driven by the increasing need to present information and 
graphics to larger audiences in more temporary and flexible formats. The need for 
portability, fast setup, easy reconfiguration and multiple uses has driven the need for 
light, efficient, easily erected, high quality displays. Through collaboration with 
multiple industry representatives, the display was designed to meet expectations of 
visual quality, portability, and display management, influenced by the LED 
arrangement, power efficiency, thermal regulation and physical construction. 
The display is comprised of a series of illuminated elongated members juxtaposed to 
create a dynamic image. The design seeks advantage in the physical construction of 
the system to achieve high visual quality, efficient operation in a calibrated panel, 
and passive thermal management, achieved in a commercially viable environment. A 
novel method of pitch adjustment is proposed for future designs that could further 
enhance the portability of the display, opening up opportunities for displays much 
larger than currently available, while still remaining ultra-portable. 
The key outcomes of this research include an operational, full scale prototype 
display, which implements large LED display colour aliasing, a purely passive 
thermal management solution, a rapid deployment system, individual seven bit LED 
current control with two way display communication, auto-configuration and 
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Chapter 1 Introduction 
Significant opportunities exist in the electronic display market, which require high 
quality, highly portable, easily managed displays. This market is not met by currently 
commercially available displays, and raises the question over whether this is 
possible. This thesis responds to this question with a detailed design, that meets this 
specification. The prototype, constructed to test the theory of the communication and 
power concepts presented in this work, spans 18 meters squared, six meters wide and 
three meters tall, consuming 18 kW at a full intensity of 6000 nits, when powering all 
3.2 million LEDs, all synchronised to a 100 Hz refresh pulse. 
Research was conducted of current large scale LED displays to understand the 
industry expectations of high quality, highly portable and easily managed displays. 
This research led to the development of a demonstration display of 21 meters that 
was tested and improved, for the 18 meters squared full scale prototype display. The 
development of visual quality, portability, and display management was influenced 
by the LED arrangement, power efficiency, thermal regulation, physical construction 
and screen control. 
Previous work was incomplete and inconclusive as to the viability and 
commercialisation of such a display system in 2006. The research, prototyping and 
cost analysis of the display in this work concludes that the display is indeed viable, 
however further developments are proposed. The company has indicated they plan to 
continue to implement the recommendations in future displays. For more information 
regarding the host company, refer to Appendix A: Company Profile for a brief 
company profile and structure evaluation. The individuals who interfaced with, and 
were a direct part of, the company, have also been profiled for reference in Appendix 
A: Company Profile. 
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The following chapter presents the current state of the display market; what 
technologies are available; and an overview of what new technology must 
accomplish to be a part of this market place. The next chapter then outlines the 
aforementioned technology, the terms, the governing principals and considerations 
when evaluating and designing large display units. 
This research shows that the current design of large display systems cannot fulfil the 
intended applications set forth by this research question, representing a gap in 
knowledge and development. The gap represents an opportunity to contribute to the 
industry knowledge base, and open up a significant market for the proprietor of such 
a design that fits this void. 
This research has produced an operational, full scale prototype display that exceeds 
the specifications of currently available large LED displays, see Figure 1.1. Specific 
outcomes have been achieved in large display colour aliasing, a purely passive 
thermal management solution, design for a rapid deployment system, individual 7bit 
LED current control with two way display communication, auto-configuration and 
complete redundancy, all of which are in direct response to industry needs. As an 
intermediate outcome of the development, contribution has been made to industry 
documentation on previously undocumented device behaviour. 
To structure the design process of such a large project, the research question was 
divided into separate, however overlapping areas for presentation. Visual quality, 
power efficiency, thermal regulation, physical construction and screen control, have 
been examined in the similarly titled chapters that present the industry expectations, 
research and development, prototypes and testing, and evaluation of solutions for 
each. Final conclusions are then reached via evaluation of the overall design and how 
the outcomes respond to the research question proposed. 
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Figure 1.1 LAADtech fullscale prototype display 
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Chapter 2 The Large Scale Display 
Market 
This chapter presents the current state of the display market; what technologies are 
available; and an overview of what new technology must accomplish to be a part of 
this market place. To produce a commercially viable display, a complete knowledge 
of the competition and market was necessary. The research conducted showed an 
opportunity in the market that formed the motivation for the work. 
2.1 Market Definition 
The existing LED screen industry is focused on fixed, high resolution outdoor 
screens (i.e. sporting venues or outdoor billboards), and on portable solid screens 
(truck or trailer mounted). These screens weigh on average 10 kg for a 440440 mm 
panel [1] and require significant support structure. 
The market for larger screen applications has declined significantly in the GFC. 
Daktronics reported a ‗greater than 50%‘ growth in the large screen market in the 
first fiscal quarter 2007 [2], while the fourth quarter of fiscal 2009 were up five 
percent in Schools and Theatres business units and dropped between 62 and 85 
percent in large commercial displays [3]. There is now a market opening up for 
smaller trailer mounted screens for local advertising [4]. 
The market, in the 2008-09 financial year can be broken up in several segments; 
Entertainment/Events, Sports Stadiums, Cityscape and Festivals, Outdoor 
Advertising, Small Sports Stadiums, Mass Transit [5]. 
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2.1.1 Entertainment, Events and Stadium Installations  
The first segment is focussed on large displays, generally classified as over 20 meters 
squared in area. Mostly utilised for video playback, or live streaming for concerts, 
action replays etc at large events. There are two types of display in this market 
segment, trailer mounted displays that move with the event (for example Big Day 
Out) and fixed stadium mounted displays that are used only for events in the stadium 
(Etihad Stadium, The Gabba - pictured in Figure 2.2). 
Stadium mounted displays are often built into the stadium on construction and are 
never relocated. There is no advantage in these types of displays to be lightweight or 
flexible. The only advantage sought here is that the display may be deconstructed for 
use elsewhere, however extremely unlikely. 
Trailer mounted displays are utilised at many festivals and often travel with an event. 
Lightweight displays here could help to reduce travel and setup costs, however these 
form only a small part of the operating cost. The advantage here would be to reduce 
the vehicle size considerably and increase the mobility of the display to setup where 
other trailer mounted displays could not [1]. 
2.1.2 Cityscape, Festivals 
Cityscape displays refer to very large displays (greater than 80 meters squared) that 
form an image on a building when at a suitable distance to perceive the cityscape. 
The display would need to be fixed to a building or large structural surface rather 
than a free standing unit and would need to be lightweight, easily constructed and of 
appropriate design to exist in very large scale. The first mention of this type of 
display system was suggested by Inglis and Geldard [5], taken from the Hong Kong 
Festival of Light. 
During the Hong Kong Festival of lights, from Christmas/New Year, through to 
Chinese New Year, Hong Kong building owners adorn their building facades in 
neon, to create patterns and images when seen from a distance [6]. 
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2.1.3 Outdoor Advertising and Stadium Advertising 
Outdoor advertising refers to digital signage specifically for product or service 
promotion, usually of smaller size (from 8-18 square meters) utilised and operated by 
local providers. Such displays are becoming increasing prominent as local law and 
regulation allows higher technology advertising medium in densely populated areas. 
Examples from Brisbane, Australia are at Post Office Square, pictured in Figure 2.3. 
 
Figure 2.1 Hong Kong Light Festival 2007-2008 [6] 
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Figure 2.2 Stadium Advertising/informational full colour display. Woolloongabba 
Stadium, picture taken: 13/12/2007 
Outdoor and Stadium advertising displays are differentiated from Digital VMS 
signage by their purpose to be purely promotional, rather than informational. VMS 
signage is usually single colour and purely informational regarding critical upcoming 
road events. Companies utilise this to their advantage by renting these signs for 
advertising purposes. Drivers attention is often averted expecting upcoming road 
information, instead their attention is used for product or service promotion. 
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Figure 2.3 Post Office Square LED display, Queen St, Brisbane CBD.  
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Building on the success of the mobile, small scale, single colour digital billboard, 
companies have procured full colour trailer mounted, or removable displays for a 
similar purpose. Currently, the displays are mainly car yard focused, however 
DriverTron has utilised the position to rotate many static advertisements along a 
6 lane arterial in Brisbane‘s West.  
 
Figure 2.4 VMS signs are often rented out for advertising very effectively because 
passersby expect to see critical road condition information on them.  
DriverTron‘s display has a 12 mm pitch and is just over 7 meters squared. The 
display is not trailer mounted and requires a crane for deconstruction and 
reconstruction, with a 3 tonne concrete base for stability. The weight of the panels in 
the display, supported at a maximum height of 7 meters above the ground, require 
the 3 tonne counter balance to prevent an over turning moment under wind loading. 
For further information about DriverTron and this specific display, please see 
Appendix Y: Minutes from Phone Conversation with DriverTron, on page 471. 
This market also includes small scale sports events where a portable display would 




Figure 2.5 DriverTron’s seven meter display positioned on Moggill Road Indooroopilly. 
Picture Taken: 3/10/2009, 12:43pm, Moggill Road Indooroopilly. 
 
Figure 2.6 3 tonne base for DriverTron’s portable display, requiring a crane and 
3 tonne truck for transportation.  
An opportunity is this market segment, currently not exploited, is crane signage. 
Currently cranes use static signs of either the contractor or the builder. A digital sign 
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could display both in alternating time slices as well as advertisement for the project, 
commercial renting opportunities and promotional material. Figure 2.7 highlights the 
visibility of such a project over the city skyline. 
The smaller screen sizes in this market require significantly less capital investment 
and numbers are still growing in a time of economic instability [3]. 
Stadium advertising is the use of the parapets and roof structures in small and large 
scale stadiums for advertising. This market is currently being explored by other 
manufactures, however again, LAADtech has a significant advantage in being lighter 
and more easily retro fitted to current structures than other displays. 
2.1.4 Mass Transit 
Mass transit is an entirely new market that is extremely under exploited. Utilising the 
speed of the mass transit vehicle (such as a train) to simulate screens from vertical 
lines placed at static locations on the side of the track, an image can be formed. A 
similar concept is in use in San Francisco, London, Boston, Rio de Janeiro and 
others, implemented by companies such as Canada‘s ―SideTrack‖ and NewYork 
based ―Submedia‖ [7]. The persistence of vision principal allows a motion image to 
be perceived by transit passengers, constructed from the illumination of a single 
frame for a brief period before the next is illuminated [7]. This can be extended to a 
strip of LEDs illuminating for a brief period and then changing to the next line, the 
motion and persistence of vision utilised to blur and reconstruct a motion image. 
This is a future application of the LAADtech display strips and is not explored here. 
It is a market segment that is currently untapped, however represents a particularly 
niche market that would require significant research and development before profits 
can be returned. For further information regarding the proposed technology behind 
this type of display, please see Appendix S: Mass Transit Design Document. 
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Figure 2.7 Hutchinsons crane on SouthBank at night, photo taken: 22/09/2009 6:56p 
and Hutchinsons crane on SouthBank at day, photo taken 23/09/2009 6:46am 
 
Figure 2.8 SideTrack subway media installation of multiple frames illuminated briefly 
in time with the train passing [8] 
 
Figure 2.9 Longer view of SideTrack installation in subway tunnel showing illumination 
technique [8] 
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2.2 Market Trends 
Identifying the market segments for LED displays, focussed the features and design 
of the display to respond appropriately to the market. The following table captures 
the focus and opportunities in each segment. 
Table 2.1 Tabulated market analysis 
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The most promising segment from this research is the Outdoor and Stadium 
Advertising segment, where a new product could take advantage of 20 to 50% 
growth rate.  
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This segment includes billboards, trailer mounted displays and crane mounted 
displays, all of which are required to be lightweight, easily erected and, if possible, 
low wind drag. 
To understand this segment in more detail, further first hand research was conducted 
in the form of industry representative interview and correspondence. 
2.3 Industry Correspondence 
The host company has been in contact with many industry representatives from every 
organisational level to research and define the target need and specification of the 
product. One such company in the events industry is locally owned and operated 
Haycom Staging.  
20.4.2007 
Haycom Staging 
ABN 48 003 452 168 
P 1800 555 2444 
ask@haycomstaging.com.au 
www.haycomstaging.com.au 
Lester (Doc) Jurott (QLD Manager) 
Haycom staging is Australia‘s most successful audio visual and multimedia events 
service. They currently utilise a large amount of ‗projected‘ media for both data and 
video[1].  
Projection involves the use of a small, high resolution image and a light source to 
enlarge this image onto a reflective surface utilising precision optics[10]. Due to the 
solid angle of light which must be formed to project large images, the initial light 
source must be considerably intense[11]. This technology relies on the reflected light 
off the surface of the display, hence other ambient light, also reflecting off the 
display creates interference. It is for these technical reasons that Haycom finds 
projection particularly restricted in practical application, citing ambient light and size 
limitations [1]. 
Haycom note that the way to overcome this limitation is with an LED video wall, 
however current technology the company has investigated weighs approximately 
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10 kg per 440440 mm panel and costs AUD35k per panel. To support the weight of 
these panels, Haycom have previously utilised heavy rigid frames to suspend these 
displays above the stage. Haycom believes the industry would be quick to adopt a 
lighter, cost effective, simply installed and operated product that could rival the hard 
panel LED display in intensity and image quality [1]. 
Haycom made it clear that already, current technology was not meeting the needs of 
large events and staging companies to distribute information quickly and effectively 
to event participants. Although Haycom had envisaged the way forward with LED 
technology, the physical requirements and cost were prohibitive. The LED panels 
referred to above are supplied with components (specifically LEDS) almost 
exclusively by two major manufacturers, OSRAM and Nichia, occupying over 2/3 
market share [12]. These companies are a major part of the display industry and 
expressed a similar vision for future display technologies. 
23.4.2007 
OSRAM Opto Semiconductor 
Level 11, 423 Pennant Hills Road 
Pennant Hills NSW 2120, Australia 
P+61 2 9481 8399 
F +61 2 9980 9127 
www.osram-os.com 
Wayne Lumsden (Australia & New Zealand Territory Sales Manager 
OSRAM Opto Semiconductor (OOS) has been operational since 1999 as a joint 
technology venture of OSRAM GmbH and Infineon Technologies AG. Since 2001, 
OOS has been solely owned by OSRAM GmbH, combining 30 years experience in 
lighting and manufacturing to extend the product line to include LED, OLED, IR and 
Semiconductor Lasers [13][12].  
OOS now supplies a large proportion of LEDs to the fixed display market 
(approximately USD1billion p.a.) as one of the two largest manufacturers [12]. 
OOS notes the potential of reduced portability cost, low erection costs, significantly 
reduced wind drag and scalability in the LED display market to access new 
opportunities currently not possible with available technology [12]. 
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OSRAM and Haycom had both been exposed to technology available at the time, 
consisting of fixed, bulky, brick constructed displays that locked together to form 
massive, immobile screens. These displays were being manufactured by corporations 
such as Daktronics, who occupied over 20% of the large display market in the US at 
the time [2]. 
November 2006 – July 2009 
Daktronics Inc. 
Unit 5, 22 Dominions Road, 
Ashmore QLD 4214, Australia 
P +61 (0) 404 493 191 
www.daktronics.com 
Daktronics was founded in 1968 and has close ties to the South Dakota state 
University in Brookings, South Dakota. Daktronics operates as a manufacturer and 
contractor providing display solutions, mainly in LED technology. The company also 
provide control of large display systems, including those that require integration of 
multiple displays, real time information, graphics, animation and video [14]. 
Daktronics recorded first fiscal quarter 2007 sales of USD92.2million, attributed to 
increases in the sports and commercial markets up 50% and 70% respectively in this 
quarter [2]. Daktronics also reported a back-log of over USD100million due to 
insufficient production capacity. 
At the End of Financial Year (EOFY) 2007 Daktronics reported that the Commercial 
Market, made up of signage, outdoor advertising and spectaculars, accounted for 
37% of total sales, while Sports (including large and small sports stadiums, schools, 
recreational facilities and colleges) made up 55% of total sales [15]. 
Twelve months later, ABC money UK reported Daktronics‘ EOFY profits were to 
fall significantly short of expected. The expectation coupled with the reality saw 
DAKT share price dropping 30% in the following months [16]. In response, 
Daktronics slashed Research and Development spending by USD2million (28%) late 
2008 [16]. 
One year later, the Daktronics Investor EOFY 2009 report implies the company 
continues to be adversely impacted by the economic environment, with the largest 
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impact being within Commercial and International business units falling by 63% and 
85% respectively in 2009 [3]. Daktronics‘ CFO, Bill Retterath, reported that ―We 
continue to see pressure resulting from the excess capacity, warranty costs and the 
competitive environment‖ [3]. 
The Global Financial Crisis (GFC) has no doubt impacted the volume of turnover in 
many sectors, however Daktronics reports an increase in smaller display unit 
numbers, and a decrease in larger display unit numbers [3]. This implies a paradigm 
shift from larger, multi controlled displays to smaller, single unit, modular displays. 
Unfortunately for Daktronics, 90% of their turnover was sourced from large events 
and stadiums, and the market shift to smaller display was not reflected in their 
products. The drop in stadium and event markets, coupled with lower spending in 
research and development during this period has poorly prepared Daktronics for the 
future. Many companies now find themselves in a similar position.  
Advance Display Technologies, Inc. (ADTI) is a developer and manufacturer of LED 
and Fiber Optic outdoor digital displays. In July 2007 ADTI Media Inc. (ADTI 
Media) was created as a wholly owned subsidiary of ADTI [17]. ADTI developed 
and operate ‗SkyNet‘ which is a mesh LED display used for outdoor advertising. The 
product required significant development, however after UD$5.3million injected 
from investors over the past year, the Skynet is almost a commercially available 
product [18]. The company's auditor issued a "going concern" warning about ADTI's 
ability to continue operations in 2008 and no further news has been recorded. As at 
EOFY 2008, director Lawrence DeGeorge owned about 79% of ADTI. No sales 
have been recorded as at July 2008 after 4 years operation [18]. 
ADTI appears to have been impacted by the market shift experienced by Daktronics 
to smaller, high resolution LED displays. The inability of ADTI to adapt to this shift 
in an appropriate time frame has resulted in ‗going concerns‘ referred to by 
DeGeorge (who acts both as the CFO and director) [17]. 
Market diversification has provided new opportunities for some manufacturers, and 
left behind those who no longer have viable products. The ability to create a product 
which is commercially viable in the current market, relies upon an understanding of 
the market, detailed above, and the underlying technology. 
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2.4 Chapter Conclusions 
The demand for large scale displays continues grow, however the research suggests 
that large displays are a volatile market that is very susceptible external financial 
stress. For a company to survive in the market place they need to be able to have the 
capability to sell large displays, however be flexible enough to sell smaller displays. 
Current display screens are constructed from large bricks and assembled by cranes 
on large structures, which make them difficult to be used in temporary situation, and 
unfeasible in small scale.  Primary source research suggests that to fill this need, a 
light weight easily portable, easily erected display, that can be scaled from large to 
small applications is required. 
To understand the technical challenge behind creating a light weight, portable, high 
quality display, research into the underlying technology was conducted, and how the 
technology has impact current design of large scale active displays. 
19 
Chapter 3 LED Technology 
LED (Light Emitting Diode) [19] has advantages over projection in the large display 
market where continuous substrate technologies like LCD or plasma cannot compete 
due to size limitation. This chapter presents the challenges with using LEDs as an 
active light source in display applications. The chapter is divided into LED 
calibration and factors affecting the intensity of LEDs, how these factors are 
controlled in hardware, classification of display types and the level of calibration 
required for each and finally how synchronous driving is achieved in large scale 
applications. 
LED is the technology which is slowly absorbing the large projection market [20]. 
LED‘s provide an active light source at the image which eliminates the reflection and 
clear line of sight necessary for projection. An image is created from millions of 
LEDs, panelised and driven individually to create an image when viewed from a 
distance. The distributed nature of the multiple light sources means that the overall 
intensity of light far outweighs its projected, single source counterpart. Due to the 
same property, the display also can become uneven and balance of the multiple 
sources is often difficult. 
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3.1 LED Calibration 
The LED is a solid state device, based on a silicon substrate, comprised from the PN 
Junction. Phosphorus doping (or other Group 5B elements) creates N-type materials. 
Aluminium impurities (or other Group 3B elements) create P-type materials.  
Although, once conducting, electrons flow through the material, a small amount of 
charge is required to overcome the electric field created by the junction, giving rise 
to a very small stored charge. This appears as a very small capacitance, charging and 
discharging at every cycle. At very high frequencies and low duty cycles, the time to 
charge and discharge can appear significant when compared to the conduction period 
of the wave. This can work to decrease or increase the conduction time for varying 
duty cycles. This can work to distort the actual light intensity seen for high 
frequency, low duty cycle PWM driven LEDs. Data was taken from the specific 
LEDs in use for the display, presented in Appendix D:LED Intensity and PWM cycle. 
The potential required to overcome the electric field, around 0.6 V in power diodes, 
is proportional to the energy emitted as the electron crosses the P-N boundary. This 
energy is emitted as a photon of exactly the same energy [21]. The energy is 
inversely proportional to the wavelength of the photo emitted by Plank‘s Equation 
for electromagnetic radiation where E = energy of an electromagnetic wave, 






Small changes in shell levels across the junction give rise to low energy photons and 
very large wavelengths, well below the visible spectrum, seen as ‗heat‘ [22]. To 
achieve wavelengths in the visible spectrum, the band gap, or emitted energy must be 
significantly higher, giving rise to larger potential drops (2.1-6 V). Larger potential 
drop means more charge is stored in the junction, and assuming the same charging 
current, longer to turn on light emitting diodes [22]. The effect of this on design was 
examined in section 6.5 on page 131. 
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The research into transient analysis of LED operation has become more prominent 
recently due to relatively new applications in full motion displays. The dependence 
of wavelength on the doping material meant that only specific materials could 
produce individual colours, with lower wavelengths being particularly difficult to 
produce due to their high electro negativity. Until the 1980‘s it was only possible to 
produce Red-Green LEDs, as GaN (Gallium Nitride) had not been commercially 
viable (although used as early as 1977 to produce Blue LEDs) [23]. The 
advancement in artificial compound construction allowed for higher intensity Green, 
Blue and Ultra Violet LEDs to become available, from which, full colour displays 
were now possible. 
Advances in wafer handling technology in the past 20 years have improved the 
performance of these diodes. Most progress has been in the reduction of size and cost 
while increasing the purity of the materials and efficiency of the junction to emit 
light. The driving force behind the improvement of these materials is the display 
industry, striving for consistency, longer life, and most importantly, better control 
over intensity and wavelength of emitted light. Intensity and wavelength of LEDs 
must be controlled in order to calibrate a display. The intensity depends on current, 
junction temperature and binning, while wavelength depends on temperature, 
external light and binning. 
3.1.1 Effect of Current on Intensity 
Although the diodes require an activation voltage to begin conduction, it is the rate of 
energy released per second which provides the intensity of the emitted light. The rate 
of energy released can be seen to be directly proportional to the rate of electrons 
passing the junction, commonly referred to as the current. 
Specifications reproduced from the COTCO product application guide illustrate the 
relationship between the current and the relative luminous flux. 
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Figure 3.1 Relative luminous intensity vs. forward current [24] 
The output intensity can be seen to be related via some function to the current 
through the diode. Manufacturers‘ graphs tend to start below the listed activation 
potential due to the junction being partially active (unsaturated), yet already emitting 
light. At the start of the continuous line in Figure 11.3 above, the current flow is 
approximately 12 mA. The relative luminous intensity at this point is approximated 
at 0.6 cd/cd, or 60% of rated. 
OOS plots their relative Intensity vs. Forward Current graphs on a log-log scale to 
better approximate the behaviour to a linear relationship. Note that dashed lines 
approximate behaviour, the diode is not recommended to be operated in these 
regions due to large tolerances in this region. The solid lines extend from 



































Figure 3.2 Relative luminous intensity vs. forward current for 
T676 diodes from OOS[25] 
The 
  
  (    )
 term represents the relative intensity of the diode when compared to the 
intensity at its rated current of 20 mA.    represents the forward current through the 
diode.  The orange/amber series has been approximated by two straight lines; 
 Green – approximated gradient at turn on point; and the other  
 Blue – at the maximum recommended current. 
Neither of which is able to predict the relative intensity at the opposite end of the 
spectrum with any validity. The change in the gradient over the range is due to the 
negative effect of losses on light output as current is increased. These losses are 
converted directly to heat in the substrate. LEDs tend to be most efficient at a current 
only fractionally larger than that required to activate the junction. It is impractical, 
however, to operate the LED at this point due to the low intensity of light emitted 
compared to the purchase price of the diode. A balance is usually struck between 
lifetime of the LED and intensity output. The heat related to the losses in the LED is 
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usually removed through active cooling of the LED module (see Figure 10.6), further 
contributing to inefficiency in the display. 
As the LED Intensity vs. Current plots do not follow a clear mathematical model, it 
is difficult to predict the intensity output for any given current, without a lookup 
table built into the drive circuitry. As a result, LED display manufacturers tend to 
pick a specific current/intensity point for the display and vary the duty cycle of the 
LED in PWM. (a driving technique explored in Section 3.4.2). 
3.1.2 Intensity vs. Temperature 
The energy, passing through the layers of the diode casing, solder points and PCB, 
increases the temperature at the junction, due to a thermal resistance in each of these 
layers. The junction temperature is dependent on the amount of energy being 




   (    ) 
[3.2] 
Newton‘s Law of Cooling, where dT/dt = Rate of change of temperature, T = 
Temperature of cooling object, Ta=Ambient Temperature [26], can be applied to a 






 (     ) 
[3.3] 
In the above equation applied to semiconductor cooling: 
dE/dt = Power to be dissipated, RT = Thermal Resistance between junction and 
ambient, Tj = Junction Temperature, Ta = Ambient Temperature [27]. 
The thermal resistance of the LED is modelled in Section 8.5. It is sufficient at this 
point to understand that the junction temperature is inversely proportional to the 
difference to ambient, and proportional to the resistance to ambient and the power to 
25 
be dissipated. All of which can be controlled (up to a point) to help to minimise the 
rise in junction temperature. 
The junction temperature is a very important characteristic in LED specifications for 
two reasons. 
1. Semiconductor material properties are not stable over large temperatures and can 
result in undesired wavelengths and intensities. 
2. Semiconductor materials oxidise, changing the chemical composition such that 
they are no longer semiconductors. Oxidisation occurs most at the junction itself 
and the process of which is increased exponentially with temperature [28]. 
Oxidisation of the materials causes the number of holes/electron available for 
conduction to be reduced as they combine permanently as ions. This reduces the 
number of atoms with available lower energy shells to emit photons at any one time, 
ultimately reducing the light output. 
Although oxidisation will limit the life of the diode, the maximum temperature 
permissible is limited by the glass-point of the LED resin, rather than the junction 
itself. At this point, the resin becomes liquid, absorbing the dielectric connecting the 
semiconductors and the metal contacts, usually destroying the diode [27]. 
Below the maximum temperature (failure point), elevated operating temperatures are 
directly correlated with shorter life spans. Some increase in temperature is 
unavoidable due to the thermal resistance to ambient and the necessity of current 
across the junction to emit light. 
As the temperature increases, the semiconductor material changes behaviour, altering 
the amount of light emitted. Manufacturers provide a temperature de-rating plot, such 
that actual output of the device at increased operating specifications can be 
calculated. An example plot can be seen below for the T676 Diode from OOS; 
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  (    )
 term represents the relative intensity of the diode when compared to the 
intensity at a temperature of 25  C.    represents the temperature at the junction. 
Temperature graphs should be utilised with current-relative intensity graphs to gain a 
complete picture of the LED operation for a given set of conditions. For example, if 
the Super Red LED of the T676 series was to be run at an ambient of 60  C then its 
intensity would be de-rated to 80 %. To compensate for the intensity drop, 125 % of 
rated intensity is required from the forward current. Reading from Figure 3.2, this 
requires 40 mA. Double the rated current is required to provide the same intensity 
output at 60  C ambient as at 25  C ambient. 
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Although the temperature difference has decreased the light output; this has been 
compensated for effectively by an increase in current, at the cost of efficiency (when 
examining light output vs. electrical input). Although ambient temperature plays a 
part in LED junction temperature, power loss in the LED is directly converted to 
heat, raising the temperature directly at the junction. There are two main types of 
losses in LEDs, ON resistance and switching losses. 
3.1.3 On Resistance 
The On Resistance of an LED junction arises as the electrons slow to cross the 
junction. The increased time required for an electron to find a path across the 
junction to a lower shell, and be passed out to the conductive metal surface, appears 
as a resistance across the junction. This resistance is called the ‗on resistance‘ of a 
diode and is controlled by the physical parameters of the semiconductor materials 
and material type [29]. 
The power dissipated due to the on-resistance is proportional to the current squared. 
     
     
[3.4] 
Where PON = power loss due to on-resistance, I = diode current, and 
RON = on-resistance 
It would be beneficial to drive LEDs just after saturation, however the cost of LED 
per output light would make this prohibitive, as mentioned earlier, and a balance is 
struck between efficiency, cost and lifetime. Once this balance is achieved, to 
accurately predict the life of the LED, it is expected that the LED be driven only at 
this point, using PWM to achieve varied intensities. This requires at least 100 cycles 
per second to achieve any colour depth at 100 Hz refresh rate, and hence another 
type of loss becomes important. 
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The electron re-allocation required in the semiconductor to conduct during this 
period, is reverted as the potential across the diode is removed. This movement of 
charge appears as a small capacitance in the junction and gives rise to another type of 
loss, ‗switching losses‘. 
3.1.4 Switching 
Switching losses occur due to the necessary build up of charge required to overcome 
the electric field caused by static charges in the semiconductor [30]. The charging 
and discharging can be approximated by a small capacitance across the junction. 
For a small amount of time, after the activation potential has been removed, the 
diode conducts in the negative direction, this interval is called rectifier recovery time 
[31]. The diode does not reach its maximum high resistance until the charge has been 
fully dissipated. 
If potential is re-applied to the diode during this time, it takes less charge to begin to 
conduct and hence less time to full charge. The effect this has on the luminous 
intensity of the diode can be seen in the non-linear relationship between intensity and 
PWM in Appendix D: LED Intensity and PWM cycle. The power loss occurs due to 
a current flowing within the diode that does not work to replace energy expended in 
charging the diode initially. The energy expended in charging the diode at turn on is 
so deemed the ‗switching loss‘. 
The amount of energy expended to charge a diode can be seen to be the area under 
the power (V x I) curve for the ‗turn on time‘. Ultimately it can be seen that the same 
area exists under the power curve during the rectifier recovery time. 
The energy dissipated over a period of time can then be seen to be directly 
proportional to the number of switches per second, or frequency of operation. 
         
[3.5] 




The switching losses and on losses approximate the total loss in the diode adequately 
over a reasonable range of frequencies and operating points. 
                    
[3.6] 
Energy not transformed into light is transferred entirely to heat within the 
semiconductor substrate. This heat is normally minimal in low power diodes (<1W), 
and managed appropriately in high power switching diodes by large heat sinks 
(>5W). In the display industry, however there is little room for large heat sinks and 
the high concentration of operating diodes, generates a large amount of heat in a 
small area. The heat dissipation has ramifications for the junction temperature and 
ultimately the performance of the diode in the short and long terms [23]. 
Temperature has the potential to modify the output intensity and wavelength of an 
LED over significant ranges, and hence should be managed appropriately in display 
situations. 
The temperature and current can be kept constant via electronic control, however 
even when these input factors are identical, it cannot be assured that similar model 
LEDs will react similarly to control signals. The categorisation of LEDs into specific 
output versus input variables is the process of ‗binning‘. 
3.1.5 Intensity and Wavelength verses LED Binning 
LED binning is the process by which manufacturers classify the intensity and 
wavelength variations for specific inputs within a specific die range. Although the 
machine parameters and process is finely controlled, small variations is position, 
humidity, temperature and machine wear when manufactured, translate into small 
changes in die thickness and growth rate of the doping materials and hence slightly 
different LEDs. In each model range, a normal distribution of intensities and 
wavelengths will be present for each production run. By quantifying these variations, 
the manufacturer can sort the LED dies into batches of equivalent wavelengths and 
intensities, so called, bins. 
30 
Each manufacturer has its own process of binning with individual tolerances and 
testing procedures. Example intensity bins of LEDs manufactured by OSRAM OS 
are outlined below. 











D1 0.45 0.56  Q1 71 90 
D2 0.56 0.71  Q2 90 112 
E1 0.71 0.9  R1 112 140 
E2 0.9 1.12  R2 140 180 
F1 1.12 1.4  S1 180 224 
F2 1.4 1.8  S2 224 280 
G1 1.8 2.24  T1 280 355 
G2 2.24 2.8  T2 355 450 
H1 2.8 3.55  U1 450 560 
H2 3.55 4.5  U2 560 710 
J1 4.5 5.6  V1 710 900 
J2 5.6 7.2  V2 900 1120 
K1 7.2 9  AA 1120 1400 
K2 9 11.2  AB 1400 1800 
L1 11.2 14  BA 1800 2240 
L2 14 18  BB 2240 2800 
M1 18 22.4  CA 2800 3550 
M2 22.4 28  CB 3550 4500 
N1 28 35  DA 4500 5600 
N2 35 45  DB 5600 7100 
P1 45 56  EA 7100 9000 
P2 56 71  EB 9000 11200 
These codes form part of the extended part number provided by OSRAM, indicating 
a range of intensities that are present in the package. As well as a range of intensities, 
variations in the dominant wavelength are also classified. The below table is an 
example of wavelength groups, again classified by OSRAM. 
Table 3.2 Wavelength binning ranges for OSRAM OS T676 series LEDs [25] 
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Group 
Amber Orange Yellow 
Min Max Min Max Min Max 
2 612 616 300 603 
  
3 616 620 603 606 583 586 
4 620 624 606 609 586 589 
5 
    
589 592 
6 
    
592 595 
Each LED product produced utilises an intensity and wavelength code in the model 
number to specify the lower and upper limits of the intensity and wavelength. An 
example product number can be seen below. 
Table 3.3 Breakdown of OSRAM LED intensity and wavelength coding 
LA T67F-U2AB-24 
LA 
Specifies the broad, 
qualitative colour of 
the product, in this 






Is the wafer family, 
each family has 
specific qualities and 
are only available in 
certain packages 
U2AB 
Intensity Code, the 
minimum intensity 
in the bin will be the 
minimum of the U2 
range, and the 
maximum provided 
will be the maximum 
of AB giving a total 





wavelength will be 
the minimum of code 
2, and the maximum 
will be the maximum 
of code 4, giving a 





LED binning in both wavelength and intensity is critical in display application as 
variation in bins used across multiple panels creates colour and intensity variations 
across a larger display. These variations are perceived by industry representatives as 
a sign of poor quality and poor calibration. To aid calibration in later stages of the 
display lifetime, the initial LEDs should be of similar bins in both wavelength and 
intensity. Although this does not guarantee an even degradation, minimisation of 
number of bins utilised can reduce the number of variables present as the display 
ages. Single bin panels or displays are called ‗homogeneous‘. 
3.1.5.1 Homogeneous and Inhomogeneous, Panels and Displays 
In large displays, it is difficult to obtain the number of LEDs required in very narrow 
bin lots. A maximum number of LEDs available in any one bin from OSRAM is 
approximately 200 k [32]. This number can be increased, by widening the requested 
bin codes, however this creates small variations in the dominant wavelengths or 
brightness, both very noticeable in large display applications. Figure 3.4 and Figure 
3.5 are photos taken of a display in use in Brisbane CBD. Figure 3.4 is a close up, 
edited to show the size of panel utilised to construct the display, 32 pixels x 16 pixels 
(W x H). 
The display is constructed from eight by seven panels to create a display of 
256 x 112 pixels. When a predominantly single wavelength image is displayed on the 
screen, as in Figure 3.5, the bin variation for a single primary luminary can be 
identified. The difference in panels, especially noticeable between panel B1 and 
those surrounding in the top left hand corner, corresponds with the definition of 
‗poor quality‘, used by professionals in the industry when referring to the uniformity 
of the visual properties of the display. The use of different homogeneous panels in a 
display is not recommended. 
33 
 
Figure 3.4 Close up of Post Office Square display, Brisbane CBD. Each panel contains 
32x16 pixels, picture taken:9/09/2009 8:39am 
 
 










Figure 3.5 8x7 panel Post Office Square display, total 256x112 pixels showing the use of 
panels made from different bins in a single display. This display is termed by professionals 
as ‘poor quality’ and corresponds to large variation in intensity and wavelength of LEDs 





OSRAM recommends utilisation of a single narrow bin across any one display. In 
small, fixed displays, this may be possible; however in larger displays, the number of 
LEDs may not be available. 
 Display A  Display B 
   
Figure 3.6 OSRAM recommends the use of single bins for displays, this means that 
panels from display B can never be mixed with panels from display A [32]. 
A panel built from a single narrow bin is referred to as a ‗homogenous panel‘. A 
display constructed from multiple homogenous panels is termed a ‗homogenous 
display‘. The issue arising from the combination of two or more different 
homogenous panels in a single display is exemplified in Figure 3.5, referred to as a 
‗tiling‘ or an ‗inhomogeneous display‘. 
 
Figure 3.7 Inhomogeneous display configurations, commonly called ‘tiling’. The bottom 
left hand corner panel is an inhomogeneous panel containing a patterned distribution of 
both bins a and b [32]. 
A common technique utilised to overcome the number of LEDs available in a certain 
bin range is to combine the bins in a uniform pattern within the panel, to average any 
intensity or wavelength differences. OSRAM recommends against this technique, 
stating that ―tiling begins at the LED level‖ [32]. For large full colour displays 
OSRAM notes that there is a total of 256 different combinations of binning, making 
it almost impossible to construct a homogenous display of large magnitude. OSRAM 
suggests that intensity adjustment should be performed per board, or even better; per 
pixel, as well as basic colour coordinate adjustment, when narrow bins are 
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unavailable or impossible at such large sizes. More information on basic colour 
coordinate adjustment can be found in Section 4.2.2. 
3.1.6 Importance of LED Calibration 
The necessity of the intensity and wavelength calibration relates directly to the 
perceived quality of the display. Temperature regulation, current regulation, binning 
selection and mixing are critical factors to achieving uniform LED calibration across 
the display. Binning and mixing should be controlled during ordering and 
manufacture, while current and temperature regulation should be examined in the 
design phase. A well designed display should be efficient to minimise temperature 
fluctuations and dissipate lost power effectively. A well designed display will also 
actively regulate current through the diodes as temperature and age effect the 
substrate resistance. Both efficiency and current control are related to the method and 
implementation of the LED driver circuit. 
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3.2 Direct Current Control 
Section 3.1.1 explained the dependency of emitted photons, and subsequently LED 
intensity, to the flow of electrons, or current through the junction. The ability to 
accurately control the current through the LED, will control the output intensity. 
There are two distinct methods to control current in industrial applications; direct 
control and active control. 
To limit the LED current with a fixed potential source, an external series resistor is 
required. This resistor/resistance is commonly referred to as the ‗current limiting 
resistor/resistance‘, or ballast resistor [33]. Limiting the LED current in this way is 
referred to as direct current control. 
Figure 3.8 shows the activation voltage of an LED utilised to draw an effective 















Figure 3.8 Equivalent Circuit of LED 
Utilising Kirchoff‘s Voltage Law around the loop, the driving potential required can 
be seen to be dependent on the current and barrier potential of the LED; 
                      




The potential drop across the equivalent on-resistance of the diode is negligible when 
compared to the activation voltage of the diode. Hence [3.7] can be simplified; 
             
[3.8] 
Utilising a ballast of 5Ω resistor, for a 2V source across a red light emitting diode of 
1.9V activation potential causes a current of 20mA through the diode. 
LEDs for display use are rarely of sufficient intensity to illuminate the entire surface, 
and hence multiple LEDs are utilised to create shapes and symbols. For single 
display applications, it is often of interest to drive the LEDs at similar intensities with 
minimal components. For simple displays, this can be done with direct control in a 
series, parallel or matrix circuit. 
3.2.1 Series Connected LED Drivers 
A series LED driver circuit contains only one current loop, and hence it can be 
assured that the current flowing through each LED is identical. This maintains a 










Figure 3.9 Series connected LED driver circuit 
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Voltage required to drive the series circuit, utilising KVL around the loop, can be 
seen to be; 
    (  )         
[3.9] 
Where the current supplied by the source is equal to the LED current; 
     
[3.10] 
The series circuit requires much higher potential than the single LED driver circuit 
due to the additive activation voltages. Higher driving potential can be advantageous 
in certain circumstances, depending on the type of source for the circuit. Considering 
many LED circuits are operated for a large percentage of the day, driver circuits are 
usually driven from a relatively high voltage AC outlet (in Australia, 240 VRMS). 
This voltage is converted down to a small, DC voltage for use with LEDs. The 
efficiency of the conversion process is highly dependent on the difference between 
the input and output potentials of the converter. A smaller difference in potentials, 
usually correlates to smaller percentage loss and the overall the system appears more 
efficient. 
Considering the LEDs exist in series in a similar loop, the current through each LED 
is identical. As the LEDs age, the on-resistance of the LEDs increases non-uniformly 
across each series connected LED. Although the potential difference across each 
diode is no longer equal, the LEDs maintain a similar current inversely proportional 
to the sum of the resistances, and hence maintain a similar intensity. 
The single loop, however, makes the circuit particularly vulnerable to single point 
failure. When any component of the circuit is open circuited, or short circuited due to 
failure of a single component, the entire loop failures. This is often an issue with 
multiply chained LEDs and is termed the ‗Christmas Light‘ problem [34]. Similar to 
fault finding the single blown bulb in any string of Christmas lights, it is difficult to 
identify the single blown component in any string of series connected LEDs. 
To maintain light output from other LEDs after a failure of any single LED, a 
parallel circuit is utilised. 
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3.2.2 Parallel Connected LED Drivers 
Parallel connected LEDs provide a path for current through other LEDs even after 
complete open circuit failure of any number of diodes. It should be noted however, 
that the failed diode must be open circuit. Due to the physical construction of the 
junction, the probability of failing in short circuit is considerably lower than open 
circuit and can be ignored. Figure 3.10 shows a minimal component parallel 










Figure 3.10 Minimal component parallel LED driver circuit 
Voltage required to drive the series circuit, utilising KVL around the loop, can be 
seen to be similar to the series circuit. 
      (  )       
[3.11] 
Where the current supplied by the source is equal to the; 
       
[3.12] 
The minimum component parallel LED driver circuit, although requiring only 1 
resistor, is particularly sensitive to differences in the LED on-resistance as the LEDs 
age. The equivalent circuit for the minimum component parallel circuit can be seen 















Figure 3.11 Minimum component parallel circuit equivalent 
A small change in potential drop (or equivalent LED resistance) in any branch of the 
parallel circuit, causes non-uniform current in the branches. As current redistributes 
to the path of least resistance, the lower resistance LEDs absorb the current from the 
higher resistance branch. The increased current in the lower resistance branches can 
damage the LEDs [35], at the very least, shorten their lifetime. 
This can be avoided by using multiple limiting resistances in series with the LEDs in 
every branch. The difference in resistance of each branch as the LED ages (assuming 
the limiting resistor is significantly large) can be considered negligible, and hence a 
relatively even distribution of current is maintained. The circuit in Figure 3.12 below 












Figure 3.12 Modified parallel connected LED drive circuit 
The modified parallel circuit does not guarantee similar current through the LEDs, 
however it does help to de-couple the effects of the differentially degrading LEDs in 
the circuit. Unfortunately, large resistances in series consume power, dissipated as 
heat. As power consumed by the series resistor is proportional to the resistance, this 
resistance should be minimised. As a result, the series resistance (RP) is often not 
significantly larger than the on-resistance of the LED and a similar difference 
magnification issue, as seen in the minimum component parallel circuit, can arise. 
The parallel circuit provides an alternative current path such that failure of any single 
component does not result in a completely opened circuit, however fails to provide 
the same guaranteed equal current as the series circuit.  
A combination solution is often used when many LEDs need to be driven to the same 
intensity. This combination circuit is referred to as a Matrix 
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3.2.3 Matrix Connected LED Drivers 
The matrix layout combines the intrinsic similar current property of the series circuit, 







Figure 3.13 Matrix connected LED drive circuit 
The arrangement allows for a significantly larger number of LEDs to be placed in 
circuit, at similar intensities. However differences appear quickly due to uneven LED 
degradation in each row, identical to the parallel arrangement. This can be minimised 
by placing a series resistor on each LED, however this significantly increases the 
power dissipated by the resistance in the system, if the resistors are of significant 
size, to make irrelevant, the difference in changes of the LED resistance, the entire 
system is significantly less efficient. 
The matrix arrangement, despite its issues, is by far the most common arrangement, 
utilised in many display and backlighting applications. Non-critical applications do 




Differences in each branch could be countered by altering the resistance in each 
branch to equalise the current in the branches, and in this manner a very small 
resistance could be utilised to adjust the resistance and redistribute current evenly. 
These potentiometers however would need constant adjustment as the LEDs aged, 
not practical in real applications where hundreds of LEDs are concerned. The visual 
adjustment of which would be purely qualitative unless a measurement device is 
utilised. Due to the small currents in consideration (mA) insertion of a low cost 
current monitoring device would alter the circuit (high quality, low resistance current 
measurement out of cost range) and a lux meter would have a large percentage of 
associated error. Using a ballast resistor is simply not practical or commercially 
viable when fine control of many LEDs is required. A multiple current source 
solution in matrix drives, suggested by [36], may be appropriate. The effect of 
utilising direct LED control in large commercial applications can lead to significant 
variation in intensity as the LEDs degrade. This effect, however, is often not a 
critical consideration. 
3.3 Direct Control LED Sign Classification 
Often the factors affecting choice of driver circuit are based on cost of display, 
however there are clear classifications where direct and active control should be 
implemented to maintain readability and impact of the sign.   
The intensity difference due to degrading LEDs in direct controlled circuits is not 
visually apparent when LED signs are new, however the first 1000 hours of 
continuous operation suffers nearly 80 % of the lifetime degradation (see Figure 3.27 




One example of simply constructed LED signage, suffering from the effect of non-
uniform degrading LEDs, is dynamic-speed signs. 
 
Figure 3.14 Dynamic speed sign showing uneven degradation of LEDs  
Picture taken 11/09/2009 at 10:47PM Wickham St, Fortitude Valley, QLD 
Although more obvious in daytime than night time with the naked eye, a camera with 
low exposure and high ISO captures the uneven degradation of the Red LEDs in the 
perimeter of the sign. Although the connection of the LEDs in Figure 3.14 is 
unknown, the effect observed indicates that a fixed potential control method is in use 
that does not work to maintain a similar current through all LEDs as they degrade. 
This family of display, for the purpose of classification in this report, will be referred 
to as a ‗Symbolic LED Display‘, differentiated from the more advanced type by the 
utilisation of a specific LED pattern, that when illuminated to a single intensity, 
creates a recognisable symbol. These displays are often mono-luminous, meaning 
they can only provide a single intensity. 
Symbolic LED Displays (SLD‘s) can be further distinguished by their level of 
complexity. The simplest being displays which cannot change their message, so 
termed ‗Fixed SLD‘s‘. An example would be a ‗Hot Chickens‘ sign in a butcher, that 
may flash to attract attention, but can never display any other message or symbols 
due to the physical arrangement of the LEDs. 
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The next level of complexity in SLD‘s is a sign which can vary its message by means 
of alternating pattern illumination. An example of this is in Figure 3.14 which varies 
its message from 40 to 60 at appropriate times of the day. The display has a 
completely separate set of LEDs for the two settings and is controlled by a single 
switch. Another example would be an ‗Open‘ and ‗Closed‘ LED illuminated sign, 
based on the same principle. These types of displays will be referred to as ‗Limited 
Variable SLD‘s‘. LVSLD‘s only have two or three possible combinations due to the 
density of LEDs required. 
SLD‘s may also contain a matrix of LEDs to create a much larger number of 
possibilities. These displays often contain text and are more commonly referred to as 
LED Character displays. Depending on the size and application, these displays may 
come in a variety of sizes with preset fonts and transitions. Some examples can be 
seen in Figure 3.15. 
 
Figure 3.15 Bus stop mixed dynamic/static advertisement on Queen St. Brisbane CBD. 






Figure 3.16 Leading Edge computer store, Moggill Road Taringa. Single colour, 
co-ordinated matrix across two display’s. Photo taken: 3/10/2009 1:06pm 
 
 
Figure 3.17 QUT welcome sign at parking gate, dual colour, graphics and text, 




The more advanced LED Character Displays utilise more than one colour of LED to 
create different colours. Note that these displays may not alter the balance of the two 
LED intensities, due to the mono-luminosity of the drivers, the display may only 
utilise the two colours to create a third, as can be seen in Figure 3.18. 
 
Figure 3.18 Red and green LED display on Newmarket Road, Windsor. Picture taken: 
27/09/2009 6:19pm 
The display has pre-programmed patterns and fonts that no longer rely only on the 
arrangement of the LEDs to convey a message. Although commonly utilised, direct 
current control in this situation may not be appropriate due to the complexity of the 
patterns, the intensity of the LEDs must be uniform. 
3.4 Active Current Control 
Very simple displays that rely on a clear pattern to convey a message may utilise 
direct control to illuminate the LEDs. Such displays, categorised as Limited Variable 
SLD‘s and Fixed SLD‘s, rely on pattern, rather than intensity of the display to 
convey a message. The use of simple, high contrast patterns in the display creates a 
clear image even at unevenly degrading intensities.  
Character displays and matrix SLD‘s, which utilise more complex display patterns 
and lower colour contrast may not be as clear when direct current control is utilised 
for LED current limiting. These displays may become difficult to read as the 
intensity varies with age, no longer clearly conveying an intended message. 
For large applications where thousands of LEDs are concerned, or where a very 
uniform brightness needs to be achieved, active current control is recommended. 
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3.4.1 Constant Current Drivers 
Active Current Control utilises a controllable junction to limit the maximum current 
in the same loop as the LED. This is usually in the form of a BJT (Bipolar junction 
transistor), controlled by the base current. The circuit in Figure 3.19 utilises a 
MOSFET (enhanced shown in figure) to control the collector/emitter current and 
hence limit the diode current. 
 
Figure 3.19 FET voltage controlled current source for LED Circuit 
The operating point of the MOSFET, controlled by the voltage at the gate, 
determines the amount of current flowing through the device. Note that the current is 
only marginally dependent on the input voltage, rather relying on R2, which controls 
the base current in Q1, in turn controlling the current through R1 and biasing the gate 
voltage for M3. 
In this way the current through the diode can be reliably controlled with little error 
by changing R2. Single chip controllers such as Texas Instruments TPS61042 (block 
diagram shown in Figure 3.20) utilise the same electrical principal, (although with 
higher input impedance by utilising a 741 OPAMP connected as a difference 
amplifier) to control the output current of a single channel. 
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Figure 3.20 TPS61042 LED driver block diagram [33] 
Q2 is the MOSFET controlling the LED current via the voltage output from the 
PWM Gate Driver, while the error comparator checks the actual current through Q2 
and adjusts the gate voltage accordingly through the Control Logic Unit. An example 
application circuit can be seen below in Figure 3.21. 
 
Figure 3.21 TPS61042 LED driver typical application diagram [33] 
To utilise the level of accuracy that this analogue control circuit provides, the LEDs 
should only be connected in series. As seen in Section 3.2.2, the parallel circuit does 
not guarantee similar current. Unfortunately, it is impossible to activate a single LED 
in the chain without activating the others. In a Fixed or Limited Variable SLD this 
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would provide an ideal solution. This implementation is not commercially viable for 
large numbers of LEDs in an application. 
Creating constant current circuits for ageing LEDs is well documented and easily 
understood. Yet the increased price of active circuits over direct circuits appears to 
drive designers away from dynamic circuits that can adjust for ageing LEDs, and 
towards simpler, matrix, or individual series driven circuits. The effect of these 
choices can be seen clearly in Figure 3.14, manifesting as a random distribution of 
intensities across the display. 
The cost of the active display driver circuit is higher than a passive matrix, however, 
the long term visual properties of the display would be significantly improved. 
Passive, direct control circuits tend to be used when degradation of the LEDs does 
not cause degradation of the intended message. These type of circuits tend to suit 
methods of analogue control, where the current is varied by a potentiometer, or 
similar variable limiting mechanism. Active control circuits suit applications where 
digital control is required to perform average intensity variations at very high speeds. 
This technique is referred to as Pulse Width Modulation. 
3.4.2 Pulse Width Modulation 
Pulse Width Modulation of LEDs allows the selected operating point of the LED to 
be maintained for all output intensity values. This is particularly important when 
calibrated LEDs are required, as changes in current through the LED cause a shift in 
the output wavelength, PWM is utilised to prevent shifts in the dominant output 
wavelength over varied intensity ranges [37] [38] [39]. 
 Another technique commonly used for High Brightness LED‘s (HBLEDs) is 
Amplitude Modulation (AM) where the peak current of the pulse is modified rather 
than the width of the pulse. This technique suffers from significant wavelength 
deviations [37]. 
It is recommended that LED‘s be pulsed at a frequency higher than 100Hz, such that 
it cannot be detected by the naked eye [39]. Although the LED is unlikely to fail at 
high switching frequencies, high switching frequencies can perturb the duty cycle of 
the LED, and hence alter its perceived intensity. A distortion of the square wave 
input is observed at very high frequencies due to a small capacitance present in the 
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LED. This capacitance is caused by the build up of charge necessary to activate the 
PN junction. 
The error in PWM duty cycle into the LED and light output can be negated by a 
feedback circuit which integrates to find the average LED intensity [40] with some 
success. However with microprocessor controlled PWM, the output light intensity 
can have any correlation to output PWM duty cycle and hence this distortion can be 
corrected without a closed loop system, once the mathematical function is known. 
It is also suggested that the perceived intensity by the human eye is different again to 
simply the integration of the PWM waveform [41] [42]. This is not dealt with in this 
dissertation, however some colorimetry and perceived colour is dealt with in Section 
4.2. 
Variations on simple, single frequency, edge aligned PWM are arising as a result to 
compensate for perception and capacitance at high frequencies, and provide better 
realisation of low intensity images. BAM Bit Angle Modulation [43] using bit 
position to modulate on and off time with varying frequency in an attempt to 
distribute the numbers 0-255 in binary more evenly between lowest and highest 
intensity of light output. An example waveform is seen in Figure 3.22. 
 
Figure 3.22 Bit Angle Modulation (BAM) example 
Another technique to vary frequency and width uses number of pulses per second to 
provide different intensity outputs for the LED [44]. Having a very high frequency 
and low maximum duty cycle, means that LEDs could be pulsed well above their 
rated current, without significant life time decrease.  
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The commonality in these techniques is the ability to pulse an LED at high frequency 
with an exact current. Sample circuits have been presented in Section 3.4.1 which 
drive an LED to a precise current, however to also respond quickly to input changes, 
the PWM driver and current control is best implemented on a single piece of silicon. 
3.4.3 Pulse Width Modulator Devices 
Numerous devices exist for on chip PWM and output drive circuits for LEDs. The 
more advance have both analog current control and PWM dimming such as the 
Allegro A6281 and Allegro A6280, selected pages from the data sheets of these two 
devices can be seen in Appendix AA: Allegro 6280 Data Sheet and Appendix BB: 
Allegro 6281 Data Sheet respectively. 
The A6281 implements an internal 800 kHz oscillator to drive latched outputs based 
on an analog current scalar, and a digital PWM value. This provides the ability to 
tune the maximum current of the pulse, and the duty cycle of the pulse. The device 
also provides the ability to modify the frequency of the PWM based on divisions of 
an 800 kHz clock, or on the clock input to the devices. 
The A6281 is the next generation model after the A6280, which could only actuate 
PWM based on the input clock. The subsequent model, has an internal oscillator, 
however only at 800 kHz, the maximum input frequency of the clock is 4 MHz, 
meaning faster PWM can be actuated via an external synchronised oscillator, 




Figure 3.23 Internal block diagram of the A6281 device 
The Allegro A6281 has no compensation for LED capacitance or turn on/turn off 
time, however account can be made in frequency and duty cycle selection for a 
desired light intensity output. 
3.4.4 Interfacing with the Allegro A6281’s 
The Allegro A6281‘s require a synchronously clocked input and latch signal to 
correctly write to the internal registers. The last bit of the 32bit shift register specifies 
which latched register the data from the shift register is written to. Figure 3.24 





Figure 3.24 Internal Allegro A6281 block diagram [45] 
The A6281 devices are designed to be connected serially, to create one significantly 
long shift register. Data is pushed into this register from one end, and then latched at 
the correct point to store the shift register data into the latched registers. The Schmitt 
triggers and regeneration circuit on the input and output of the devices respectively 
ensure data consistency as it is clocked through many ‗daisy chained‘ devices. The 
configuration can be seen in Figure 3.25. 
 
Figure 3.25 A6281 chain for multiple connected LEDs 
In this way, it is possible to store data in the shift register and ‗update‘ the LED 
outputs based on the new colour at an exact time. There is propagation delay between 
the latch input and output, however the delay is small, and can be overcome with 
parallel connections and buffering. In this way, the line of A6281‘s can appear to 
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update at exactly the same time to the viewer. This is critical in display applications, 
as delay over large areas of LEDs is noticed at large distances from the display. 
Keeping the chains of A6281‘s short, it is possible to synchronise many hundreds of 
LEDs to the one pulse at high frequencies.  
Higher level communication is required to synchronise many hundreds of these 
chains to one signal, and hence many thousands of LEDs. This is explored in the 
communication structure of the display in Chapter 10. 
Accurately controlling current and pulse time, leads to very accurate intensity 
control, and hence an ability to accurately predict display lifetime. This is critical in 
display applications, as product lifecycle is an important factor in purchase cost and 
repayment rate. 
3.5 LED Lifetime Curves 
LED lifetimes are commonly over estimated in the industry due to the neglect of 
lifetime curves and de-rating factors such as temperature and current. 
Lifetimes are specified in two ways; 
1. Failure percentages of components, for example, the B50 lifetime refers to the 
time when 50% of the components have failed; or, 
2. ‗Half-Life‘ which is the average time in which the LED has degraded to 50% of 
its original rated intensity, commonly referred to as L50. 
Although it‘s impossible to correlate the two numbers, LED manufacturers rarely 
specify both values. Phillips utilises Failure percentages to rate its LED products, 
citing the graph of Figure 3.26. 
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Figure 3.26 Percent survival vs. percent of rated life span Phillips Semiconductor [46] 
In industry, a panel is considered unacceptable if 10 or more LEDs have failed in any 
segment of 3000 LEDs [34]. This translates to a failure percent of 3.3%, significantly 
less than the rated 50% hence simply applying the probability that 10 LEDs in a 
panel will fail by B50 is not appropriate. Calculating correctly for B3.3 dramatically 
shortens the lifetime of the panel, long before the lifetime of the majority of the 
LEDs. Replacement within this time frame would be at the manufacturers cost of 
repair and hence warranty cost must be taken into account when LED lifetime is 
considered. 
Replacement of individual LEDs is not performed without complete recalibration 
due to the degradation of the intensity over time. After only 6000 hours of normal 
operation of the below Luxeon LED (manufactured by Phillips) the intensity has 
declined to 90% of rated. This curve is a normal degradation curve of non-
destructive LED test. 
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Figure 3.27 Normalised light output over 6000 operation hours for a Phillips Luxeon K2 
LED [46] 
Phillips quotes the Alliance for Solid-State Illuminations and Technologies 
(ASSIST) as ―undetectable at 70% reduction to the human eye‖ [46] to justify the 
quality of its LED range. However, the quoted report does not state the emitted 
wavelength used in testing, nor the intensity range. Both of which affect how the eye 
perceives differences. ASSIST, although an independent research group is supported 
by Phillips Semiconductor. ASSIST notes that in some applications an 80% 
difference model should be used, however does not specify display use explicitly. 
The quality of a display is assumed immediately by industry representatives by how 
well calibrated the entire display appears [34]. In large displays, calibration becomes 
even more critical as even as little as a 5% difference in any panel is immediately 
detectable. This difference can be corrected with calibration; however the process is 
complicated and performed only by manufacturers when entire sets of panels are 
returned. 
Although it makes sense to have averaged intensity-lifetime statistics available, when 
designing for lifetime of video display applications, the end user should be more 
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concerned with the uniformity of the degradation of the LEDs, i.e. to what tolerance 
will all LEDs degrade within [34]. 
This is an area that few manufacturers have researched let alone publish. The 
reassurance that they will degrade approximately evenly is given by the 
manufactures binning. 
3.6 LED Intensity/Efficiency Improvements 
Thin semiconductors, however, are difficult to achieve due to accuracy issues at such 
low thicknesses. OSRAM is currently leading the technology with the thinnest wafer 
on the market, so patented ‗thin film technology‘. Due to the necessity to grow the 
semiconductor on a substrate, the wafer must then be eroded to the correct thickness 
and prepared for solder to a metal substrate. The metal substrate helps to reflect light 
in a single direction and dissipate junction heat, while the thinner material helps to 
reduce resistance [47]. The below graph from OSRAM‘s technical paper on the 
process is provided to show the increase in light output and efficiency for this 
technology. 
 
Figure 3.28 Increase in efficiency due to thin-film technology 1960-2009[47] 
OSRAM quotes the above efficiencies at the operating point of the LED, however 
this efficiency is not maintained across any range of current due to losses in the 
semiconductor as Section Chapter 3 explains in detail. 
Note that the above graph specifies the efficiency in lm/W, which is a measurement 
of total light output per electrical power consumed. Manufacturers specify both the 
lumens (lm) and the candela (cd) or directional rating of their LEDs.  
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3.7 Chapter Conclusions 
LED driver circuits play a large role in display calibration through their ability to 
control current, and vary current as the LED ages and as different intensities are 
required. This involves a combination of analogue current control techniques, as well 
as digital modulation techniques to achieve dynamic intensity control, without 
variation in wavelength. 
Synchronisation of a moderate number of LEDs at high frequency is achieved 
through the use of specialised IC‘s designed to update their outputs based on a single 
pulse, such as the A6281. Although individual circuits can provide a high level of 
control, the number of LEDs to be driven in display applications requires a much 
higher density of these components than what can be practically achieved with 
individual circuits. Hence, dedicated display driver ICs, with integrated LED drive 
circuits and latches are recommended. 
An active drive circuit can provide a high level of control required in display 
applications, which will ultimately lead to accurate predictions, and maximisation of 
LED lifetime and intensity. 
The LED intensities can now be utilised in conjunction with other display properties 
and display operating environments to predict and design for display luminance. 
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Chapter 4 Display Luminance and Gamut 
Display luminance and gamut relies entirely upon appropriate LED selection, 
supported by appropriate driver techniques.  This chapter is concerned with the effect 
that LED selection and current has on the visual quality (defined earlier in Chapter 2) 
of the final display.  The chapter is divided into luminance and gamut. 
4.1 Display Luminance 
The measurement of a display‘s output per meter squared is a key specification in 
display definition, and defines its use as an outdoor, indoor, or night time only 
display. To adequately compare the intensity of multiple technologies and predict the 
luminance of an LED display, the terms luminous flux, luminous intensity, 
luminance and illuminance should be used. 
4.1.1 Luminous flux 
Luminous flux is a measure of the total energy emitted by a source in all 
directions [48], and hence cannot distinguish between uniform and non-uniform 
sources. The SI unit of Luminous flux is the lumen (lm), defined as the amount of 
light falling on the inside surface of a unit sphere, enclosing a one candela source. 
Luminous flux is often used to give the total amount of light emitted from a source 
[49], however cannot provide the light intensity in any direction unless assumed 
uniform. To obtain the light intensity of a uniform source in any direction, divide the 
energy emitted by the solid angle over which it is dispersed. The solid angle is 
defined as the steradian. 
A steradian is a solid angle, conical in shape, as shown in Figure 4.1, which defines a 
three dimensional angle and distance. Point P represents the centre of the sphere, q 
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represents the solid angle of 1 steradian, such that the area A of the subtended 
portion of the sphere is equal to the radius (r) squared [50]. 
 
Figure 4.1 Graphical steradian definition [50] 
Subtending a conical angle inside a sphere of 1metre radius, such that the area, A, on 
the surface is also 1m squared, then the conical angle is 1 steradian (1sr). It can be 
seen that the steradian is not dependent on the size of the sphere, as the radius of the 
sphere expands, the area projected by the solid angle increases in a square 
relationship to maintain proportionality. 
One steradian (1sr) will always project an area covering 7.96 % (to 3 significant 
figures) of the area of a sphere. To encompass the entire sphere surface, a solid angle 
of 4 steradians is subtended [50]. 
When used with reference to LEDs, the luminous flux is the total amount of light 
energy emitted from the junction. This value is utilised for efficiencies of LEDs, 
previously discussed in section 3.6 above. The luminous flux cannot predict the 
intensity of the LED due to the physical construction of the junction tending to 
distribute light non-uniformly. The angle subtended, by the light, is different for 
every LED package and every lens; hence manufactures specify the ‗intensity‘ of the 
light, as well as total energy, which implies energy per unit area, or per steradian. 
This is termed the luminous Intensity. 
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4.1.2 Luminous Intensity 
Luminous Intensity is a measure of the light energy dispersed over a solid angle, i.e. 
lumens per steradian, given the SI unit candela (Cd) [49]. Although flux is emitted 
evenly in all directions, the intensity does not appear the same at every angle, due to 
the flat nature of the junction. The junction itself, when backed with a reflective 
metal surface (as outlined above by OOS in section 3.6) can be idealised as a 
Lambertian emitter. 
The Lambertian emitter radiates according to Lambert‘s cosine law, which states that 
the radiance of an idealised surfaces depends on the viewing angle of the surface[51]. 
The radiant intensity of such a surface is maximum normal to the surface and 
decreases in proportion to the cosine of the angle from the normal. This is 
particularly important in LEDs for use in display modules as the intensity of the 
display will not be constant at every angle. An example emitter intensity spectrum 
(often called the Far Field Display Pattern) can be seen below, reproduced from OOS 
T676 series LED‘s without a lens; Figure 4.2. Overlaying the cosine function on this 





Figure 4.2 OOS T676 far field display pattern [25] 
 
Figure 4.3 Normalised emitter pattern overlayed with cosine function; lambertian 
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The nature of the LED junction being a surface emitter gives rise to its nature as a 
Lambertian emitter, shown clearly above in Figure 4.3. This type of graph is 
commonly referred to as the ‗Far Field Display Pattern‘ (FFDP) or ‗Far Field 
Radiation Pattern‘ (FFRP) when used in conjunction with LED and display 
technology. The Lambertian behaviour can be modified for screen applications by 
applying a lens. Built in lenses on LEDs help to focus the light emitted in certain 
directions, the most widely used type of lens, is the ‗oval‘ lens, so deemed because 
its horizontal dispersion pattern is dissimilar to its vertical dispersion pattern. An 
example FFDP from COTCO/CREE can be seen below; 
 
Figure 4.4 Far field distribution pattern from COTCO/CREE [52] 
The two lines on this graph represent the horizontal (H-H) and vertical (V-V), 
normalised distribution pattern for the ‗Screen Master‘ family of CREE/COTCO 
LEDs. It can be seen that the horizontal distribution is much wider than the vertical 
distribution, resulting in a large viewable angle horizontally, and a small angle 
vertically. Note that the Lambertian emitter pattern is particularly distorted by the 
addition of a lens and no longer can be approximated by any single cosine function. 
The visualisation of this could be modelled in Figure 4.5. 
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Figure 4.5 Visualisation of FFDP of COTCO/CREE Screen Master LED lens family 
The oval light pattern seen on the axes in Figure 4.5 due to point source P is 
described by the, 50% power angle, commonly referred to as the ‗Half Power Angle‘ 
(HPA, θ½). HPA is measured in both directions from axis, are represents the angle to 
the contour where the light intensity has declined to 50% of its on-axis value. 
Figure 4.2 shows a FFDP for a Lambertian emitter without lens. The marked 50% 
power angle occurs at 60  (blue trace) from the normal axis, giving a HPA, θ½, equal 
to 120  (measured in both directions from the axis). A 120  HPA is standard for 
LEDs without a lens and an emitter pattern according to the cosine function 
(Lambertian). The HPA can be modified as needed by refracting the light through a 
lens, such as in Figure 4.4. In this case, the lens is not of the same curvature in the 
vertical and horizontal planes, creating a dissimilar dispersion in each axis. The HPA 
in the horizontal plane is reduced slightly to θH½ = 100 , (50  either side of the axis) 
and the vertical HPA, θ V½, can be seen to be significantly narrowed to 50  (25  
either side of the axis). 
Although these angles give an indicative degree of dispersion of the LED, they 
cannot be utilised to interpolate the intensity function at any other angle between the 
normal axis and the perpendicular. The refraction pattern, and ultimately intensity 
function (w.r.t. angle off normal aixs), cannot be predicted without knowing the 
material density and lens design. As seen in Figure 4.4, the function for emitters with 
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The complex function of intensity is not critical in display applications and an 
adequate description of an LED output is provided by the maximum normal axis 
intensity, and the HPA. Display intensity, similarly to LED intensity, is measured by 
its on-axis intensity and its 50% power angle. Both of which are determined by and 
similar to the constituent LEDs (although influenced by casing and secondary lenses 
to a lesser extent). It is difficult to compare these intensities with those listed by 
comparative projection technology due to how the image is generated, despite the 
identical units. To differentiate correctly, the concepts of luminance and illuminance 
must be identified. 
4.1.3 Luminance 
Luminance is the intensity of light reflected off an object in a given direction. The 
larger the object, the more light energy is reflected to the observer. The object may 
be a plane reflector or diffused reflector, such that light is dispersed in all directions. 
The intensity of the light reflected, divided by the area of the reflection provides the 
luminance, measured in ‗candela per meter squared‘ [49]. 
 
Figure 4.6 Luminance area and intensity definitions 
Luminance measurements describe the source and the surface off which light can be 
seen, specifically used when referring to projected systems. Candela, or intensity 
measurements fail to describe the surface conditions of the reflected image, and the 
distance the source is from the projection surface. Figure 4.6 shows a projection 
surface illuminated by source P and observed at point O. The surface (used in 






reflected angles can be neglected, and the projected image can be seen from all 
angles. 
 
Figure 4.7 Luminance of two different surfaces from the same point source, in the same 
solid angle 
Moving the reflective surface A1 to the position A2, projects a proportionally smaller 
image of much greater luminance. The intensity of light, however, remains constant, 
as the same solid angle is projected on surface A1 as A2. It can be seen that the 
concept of luminance better describes the intensity of the image on a surface from a 
projected display, rather than intensity alone. The luminance (L) of A can be 
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[4.1] 
L = luminance, and A = area perpendicular to viewing axis from which it was 
observed, I is the intensity of light observed at point O, not the intensity of the 
source. The luminance will be constant for diffuse reflectors as the apparent area 
decreases proportionally with the observed intensity according to the cosine law. 
Luminance can also refer to the light given off (rather than reflected) by an active 
surface, such as a display face. A common unit for active luminance, when referred 











Luminance can be calculated for plane reflectors when the reflective coefficient of 
the surface is known [49], however is irrelevant when considering LED display 
technologies, and not covered here. 
4.1.4 Illuminance 
Illuminance is the luminous flux per unit area and refers to the amount of incident 
light. Illuminance takes into account the intensity of the light source in Candela, the 
solid angle subtended over the surface of interest and the area perpendicular to the 
normal axis. SI derived unit is lux (lx) or cd.sr/m
2
), (candela . steradian per meter 
squared). 1lux is equal to the amount of illuminance of a 1cd light falling over an 
area of 1meter squared, at 1 meter from the source [53]. 
 
Figure 4.8 Illuminance of a surface at distance D 
The illuminance of a surface decreases with the distance the surface is away from the 
light source. Illuminance takes into account the solid angle as well as the area of 
incidence. If an object is moved away from a source, the area illuminated does not 
change, nor the intensity of the source; however the steradian subtended over the 
object decreases, decreasing the illuminance of the object. 
 











As the displacement s, increases from the source, the solid angle declines from θ1 to 
θ2, and the illuminance decreases proportionally. At a measurable distance away 
from a constant and evenly distributed light source, the illuminance of a surface 
perpendicular to the normal axis of the source is given by the inverse square law. 
 [  ]  
 [  ]
 [ ] 
 
[4.2] 
Where E = Illuminance, I is the intensity, and D is the distance the observer is away 
from the light [49]. Note that the intensity of light, I, is the flux per solid angle and 
knowing the distance away from the source, the area is completely defined and hence 
unnecessary to include. 
The approximate surface illuminance provided in common situations for reference 
can be seen below; 
Table 4.1 Example illuminance values [54] 
1 lx  full moon  
10 lx  street lighting  
100-1,000 lx  workspace lighting  
10,000 lx  surgery lighting  
100,000 lx  plain sunshine 
Illuminance is also less commonly referred to by other, non SI units; 
Table 4.2 Illuminance measurements and conversions [54] 
footcandle 1 fc = 10.764 lx 
dalx  1 dalx = 10.764 lx 
phot 1 ph = 10,000 lx 
Illuminance tends not be used in light measurement of LED or projection display 
systems, rather to refer to the amount of ambient light on the surface of the display 
(in projection systems) or competing for the viewers attention (in LED or active light 
systems). Ambient light is a consideration, and often an issue in large projection 
systems. The diffuse reflector on which the image is projected, also reflects light 
from all other sources. In highly illuminated conditions, such as sunlight, it is 
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difficult to identify the small intensity changes created by the projector, and 
impossible to perceive the intended image. 
In an LED display, it is impossible to see low contrast images in high luminance 
conditions, as well as low luminance conditions. To understand how an appropriate 
intensity can be selected, for appropriate conditions, a base for display comparison 
must be established. 
4.1.5 Light Quantity Conversion 
Most of the luminous flux emitted from the LED falls within the HPA and if 
assumed uniform in this region, can be used to relate the emitted flux and intensity. 
The different intensity values for different lenses are related to the angle of 
dispersion by converting the angle to steradians. The relationship between q and A in 
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[4.3] 
Taking the luminous flux in lumens and dividing by the angle it is dispersed over 
gives the average intensity for the light source in the given direction. Expressed 
as [54]: 
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[4.4] 
The light intensity provides a comparison base for the on-axis rating of LEDs and 
ultimately intensity of the larger LED displays. It takes into account the dispersion 
angle and the type of lens fitted to the LED. The relationships between LED intensity 
and display intensity are explored further in section 4.1.6 Display Intensity 
Prediction. 
Although the intensity of light is utilised in most applications, to understand the 
efficiency of the LED to convert electrical energy to light, the total luminous flux 
output is utilised. The total luminous flux (light energy emitted per second) divided 
by the power input (at a specific temperature and operation point, the relationship of 
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which is explored in Section Chapter 3), provides the overall efficiency of the LED 
[55]. 
Some standard LEDs from selected manufacturers are shown below with their 
relative total luminous flux in lumens. 
 
Figure 4.10 Efficiency and luminous intensity for common LEDs and manufacturers 
It can be seen that the higher intensity LEDs have generally lower efficiencies 
(Phillips LXHL-PD09), with many of the lower intensity LEDs able to output 
significantly more lm/W (OSRAM LR G6SP). This is not just a manufacture trend, 
rather a trend due to the physical construction of large junctions for high current 
capacity. Each manufacturer and junction construction will exhibit a different 
















Efficiency and Luminous Intensity for 
Common LEDs and Manufacturers 
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Although the selection of an LED for display use is mainly driven by intensity, the 
effect on efficiency of using multiple lower powered LEDs could be explored to 
improve the individual LED efficiencies and ultimate the display efficiency. 
It could also be argued that direction of light output could be a factor in efficient use 
of an LED. If a very narrow dispersion angle is required, a wide angle LED could be 
considered ‗wasting‘ light in directions that are not utilised, or blocked. The display 
efficiency should consider both the dispersion and electrical efficiency of the specific 
application. To appropriately select an LED for a display application, the half power 
angle, on axis intensity, electrical power input and total luminous flux output should 
be examined. Using these factors, the display intensity can be accurately predicted. 
4.1.6 Display Intensity Prediction 
In a display application there are multiple LEDs and the display rating should take 
into account; 
 the intensity of the LEDs;  
 the number of LEDs; and  
 the area they are spread over.  
It can be seen from [4.4] that the intensity over a solid angle is proportional to the 
lumens emitted. The lumens emitted by a display are directly proportional to the 
number of LEDs, such that the resultant flux is the addition of the sources [56]; 
                
[4.5] 
Where           = Total flux emitted by an LED display, φlm = luminous flux 
emitted per LED and n = total number of LEDs [56]. Substituting for [4.4] it can be 
seen that the intensity of the light source is also additive, assuming the same solid 
angle is subtended; 
                
[4.6] 
Where IDisplay = Total Intensity of an LED display, ILED = intensity of the individual 
LEDs, and n = number of LEDs. 
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This intensity does not take into account the area over which they are located. LEDs 
centralised about a point appear brighter than those dispersed over a larger area, and 
a display cannot be idealised as a point source at large sizes.  Instead, displays are 
expressed in terms of a luminous surface, from which the luminance can be 
calculated in terms of nits [57]. 
 [    ]  




The luminance of the display, measured in nits is important, as it can predict the 
conditions under which the display is most visible relative to ambient conditions. The 
relative intensity measurements are provided in more detail in section 
4.1.4 Illuminance. 
Equation [4.7] is appropriate for displays of a single colour, however when 
considering a multicoloured display, specifically 3 colours, the equation must be 
expanded; 
 [    ]  




Note that each colour has a respective number of LEDs, implying that there are a 
different number of LEDs for each colour. Although in many cases, the numbers will 
be similar, it is not always the case and assuming different numbers allows flexibility 
to adjust for this. The equation assumes an even distribution of the three LED colours 
over the area A, and the intensity calculated is only valid on the normal axis of the 
display. 
This equation provides a mathematical understanding of the emitted electromagnetic 
energy of the display, however does not take into account the balance of colours, or 
the sensitivity of the eye to certain wavelengths. Hence the theoretical luminance and 
perceived luminance may differ for certain wavelengths.  
For display purposes, it is assumed that wavelengths of the LEDs are entirely within 
the visible spectrum, however mixing different wavelengths alters the perception of 
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intensity and this should be examined when working with systems that will 
ultimately be judged by the human eye. 
4.2 Display Gamut 
Gamut relates the reproducible colour space of the display system, strongly 
dependent on the wavelengths of the constituent LEDs. To select appropriate LED 
wavelengths, and define display gamut relies on the understanding of colour 
perception, mixing and prediction. 
4.2.1 Colour Perception 
Light itself has no colour [58]. Colour is perceived by the human observer and 
experienced as a sensation, it is not an objective feature of the physical world [58]. 
Wavelengths of light are loosely correlated to qualitative descriptions, however are 
subject to significant deviation in multiple situations and across multiple observers. 
The wavelength guide in Figure 4.11 shows the approximate qualitative descriptions 
next to the corresponding hue.  
Wavelengths below this spectrum are subject to prereceptoral filtering and 
subsequently not visible [58]. The wavelengths that do pass through are received by 
cones and rods at the back of the eye. Cones provide daylight colour perception, 
while the rods perceive very dim light [59]. There are three types of cone receptors, 
first hypothesised by George Palmer in 1777 [60]. 
Each of the three types respond to a unique range of wavelengths, Short, Medium 
and Long sensed by the S, M and L receptors respectively. Each receptor has a range 
over which it detects, which loosely translates to Blue, Green and Red. Each 
sensitivity curve crosses with the next and the labels, B, G and R are often 
misleading, although commonly used. A sensitivity diagram can be seen in Figure 
4.12.  
The solid lines in Figure 4.12 correspond to the response of the cone types, while the 
dashed line corresponds to the response of the rods. It is difficult to grasp the ranges 
over which these sensors operate due to the differing magnitudes and scales on the 
graph, hence a normalised sensitivity graph is more commonly used, as can be seen 




Figure 4.11 Spectrum of visible light annotated from 400-700nm[58] 
 
Figure 4.12 Sensitivity diagram for the three types of cone receptors (S,M & L), 
plus rods [61] 
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In Figure 4.13 it can be seen that there are three curve centres located approximately 
around the Blue, Green and Red wavelengths (420, 530 and 560nm), and hence the 
misleading name convention, despite 560nm being much closer to the quantitative 
description of yellow. 
To perceive full spectrum (white) light, all three receptors need to be activated in 
proportion, however this does not require a full spectrum of wavelengths. White light 
is commonly simulated by exploiting the properties of the sensors, using just two or 
three dominant wavelengths. Each of the three wavelengths corresponds loosely to a 
type of activated receptor.  
The activation of each receptor can be defined by the area under the resultant curves 
of the intensity-wavelength function;  () and cone sensitivity function;   (). The 
activation can be expressed as the integration over the visible light spectrum of 
wavelengths of the product of the intensity and sensitivity curves [61]. 
  ∫ ()  ()   
  ∫ ()  ()   
  ∫ ()  ()   
[4.9] 
It can be seen that the perception of colour can be expressed as a 3D vector with each 
axis representing the activation levels of the three receptors. Since only the relative 
activation levels of the sensors are of interest, the normalised curves are utilised in 
the 3D plot of Figure 4.14. 
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Figure 4.14 3D plot of normalised activation curves [58] 
Not all vector combinations are possible due to the cross over in activation of the 
receptors, however the space inside the surface in Figure 4.14 provides millions of 
colours perceivable by the human eye, estimated at 100 million [63]. It can also be 
seen from the plot, that the white point is simply a level of activation of each sensor 
and can be created by an infinite number of pure wavelengths. Unfortunately due to 
the complex nature of this shape, the mixing lines between primary wavelengths are 
not linear and colour prediction is difficult. 
4.2.2 Colour Mixing 
Maxwell is attributed as the first to utilise a 2D colour surface with linear mixing 
lines to describe chromaticity. He was able to create this surface, by removing the 
effect of brightness (luminance) on the colour (chromaticity) and normalising the 
sum of the resultant activation. 
The perceived brightness of the curve is expressed as the sum of the normalised 
activations [58]. 
         
[4.10]  
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The colour, without the effect of brightness, can be expressed; 












               
[4.11] 
C represents the chromaticity of the perceived wavelength, without the intensity. It 
can be seen that the sum of the chromaticity terms will always be 1; hence a point 
can be described by the activation of only two, suggesting a 2D surface. The surface 
can be seen below, outlined by the blue triangle, the white point, on the surface, can 
trace a line back to the origin representing a-chromatic shades of grey, seen in Figure 
4.15. 
 
Figure 4.15 Chromaticity surface defined by removing the effect of intensity on 
colour [58] 
The surface created by the blue triangle represents the tri-linear mixing triangle, or 
Maxwell Triangle, after J C Maxwell who first used it in the 19
th
 century [58]. 
Viewing the 2D surface provides Figure 4.16. 
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Figure 4.16 Tri-linear mixing (Maxwell) triangle [58] 
The advantage of this triangle is that all colours possible from two different 
monochromatic sources can be seen by drawing a straight line between the two 
points. Note that white can be created with an infinite number of combinations of 
two monochromatic sources whose mixing line passes through the white point. 
It is this principal that white LEDs exploit, using a shade of blue and yellow mixed in 
the right proportions to active the receptors and ‗trick‘ them into sending the same 
response that full spectrum light provides. White light can be seen as a 37% 
activation of the M sensors, 43% activation of the L and 20% activation of the S 
receptors. 
The eye, however, is more complex than this diagram gives credit for, as even in 
daylight, the rod receptors are providing some contribution to overall intensity and 
colour perception. Although commonly implied that rods only contribute to the 
intensity of vision, the luminous sensitivity of the rods is centred on a particular 
wavelength. Hence this wavelength, more than any other, contributes to the 
perceived intensity of the full spectrum and its effect on colour cannot be discounted. 
The CIE has subsequently modified the curves (repeatedly over the past 50 years) to 
account for this chromatic aberration; however the original 1931 chromaticity 
diagram (see below) is considered the current standard. 
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Figure 4.17 CIE 1931 Chromaticity diagram with annotations [64] [65] 
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The diagram in Figure 4.17 is formed from the activation curves of idealised 
receptors;  ̅,  ̅ and  ̅, defined by the CIE in 1931. Although the curves are related to 
the S, M & L curves, they are not the same. The  ̅,  ̅ and  ̅, curves have been defined 
such that the white point is the balance of all three activation levels, i.e ⅓  ̅, ⅓  ̅ and 
⅓  ̅. Similarly all three coordinates sum to 1, and hence only two are utilised to 
describe the chromaticity  ̅ and  ̅. 
The curves, combined with Figure 4.17 are used to predict the perceived 
chromaticity of light for any combination of pure wavelengths. An example of how 
these are utilised can be seen in the next section. 
4.2.2.1 Colour Prediction 
The graph below (Figure 4.18) and chromaticity diagram (Figure 4.17) can be 
utilised to predict the perceived colour from mixing two or more monochromatic 
sources. As previously mentioned it is satisfactory to assume that an LED is a 
monochromatic source, and hence the following calculations can be performed. 
 
Figure 4.18 CIE 1931 and 1978 Colour matching functions  ̅,  ̅ and  ̅. Note that  ̅ is 
intentionally identical to the intensity response, labelled V(), and that the currently valid 


































1931 Colour Matching Functions (CIE) 




Applying a blue light at 425 nm (dark blue dashed vertical line in Figure 4.18), 
provides the following crossing points; 
 ̅                 
 ̅               
 ̅              
Adding a second light source at 560 nm (yellow dashed line in Figure 4.18) provides 
the following matching values; 
 ̅                
 ̅              
 ̅              
Super imposing these two monochromatic sources; 
  ̅         
 ̅           
 ̅          
Normalising this point, such that the summation is 1 allows the point to be quantified 
as a colour on the chromaticity diagram; 
  ̅  
      
                     
 
          
 ̅            
 ̅            
Considering the normalised values, only two are required to fully describe the point, 
and hence z is omitted from the chromaticity diagram. The x and y coordinates are 
plotted on the CIE chromaticity diagram in Figure 4.19. 
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Figure 4.19 Chromaticity diagram with x = 0.306 and y = 0.338 plotted 
The combination of just two wavelengths, corresponds to a point close to 6000K 
white light on the diagram. The intensity of the two light sources here has been 
assumed similar, however the relative intensity will also move this point. It can be 
seen that the colour matching curves, along with the chromaticity diagram help to 
understand how mixing wavelengths are perceived by the eye. 
These two specific wavelengths are used in many white LEDs by means of a blue 
LED and yellow phosphorus filter (hence similar intensities assumed) to create white 
light [68]. By separating these two wavelengths into separately controllable sources, 
all the colours between 420 and 560 nm in a line on the chromaticity diagram 






















CIE Chromaticity Diagram 




Figure 4.20 1931 Chromaticity diagram with line from 565nm to 420nm according to 
1931 colour matching functions see Appendix T: Colour Matching Functions Data for the 
table of values for this graph 
This line is defined by the colour matching curves in Figure 4.18 and represents the 
transition from fully activated yellow light (blue light off) to fully activated blue light 
(yellow light off), and every value between. It is possible to produce an infinite 
number of colours along this line with only two wavelengths, however often a larger 
variety of colours is required. 
For a greater range of chromaticity at least three single wavelengths, creating a two 






















CIE Chromaticity Diagram 
with line at 565nm-425nm 
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so called the primary luminaries and the area created between the points represents 
the reproducible colours of the system termed the ‗gamut‘. 
4.2.2.2 Colour Prediction and LED Displays 
Prior to the 1990‘s Blue LEDs were rare, expensive and subsequently not utilised for 
display applications. The most advanced displays up to this point consisted of Red, 
Green and Yellow LEDs. The gamut of which did not encompass any wavelengths 
on the left side of the chromaticity diagram and hence white light was unattainable. 
Blue LEDs are still more expensive than green, red or yellow LEDs due to the cost of 
production and hence RGY (Red, Green and Yellow) displays have a significantly 
lower price point. As such they are popular for small scale advertising and product 
highlighting. Their decreasing cost and availability has made them available to small 
business, such as Brisbane Patios, U6/84 Newmarket Road, Windsor, QLD 4030. 
 
Figure 4.21 Dual colour LED sign, Brisbane Patios Office, Newmarket Road, Windsor 
Note that Figure 4.21 has been darkened and contrasted for printing.  
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Although the display only contains Red and Green LEDs, yellow can be seen due to 
the similar sensory activation, in the same way the illusion of white is created in 
Section 4.2.2.1. A closer inspection of the display, confirms this, having only two 
luminaries at each point (see Figure 4.21) 
 
Figure 4.22 Close up of LED display at Brisbane Patios showing only red and green LEDs 
utilised to create yellow on the left hand side of the picture, and the singularly lit 
luminary, green, on the right. Picture taken: 28/09/2009 11:08am 
Increasing the number of different luminaries in the display increases the area of 
reproducible colours on the chromaticity diagram. As the area of perceivable colour 
is a curved shape, and interpolation between luminaries forms a straight line, the 
more primary luminaries, or points of the curve, there are, the better the interpolated 
shape maps to the curve, expanding the area of reproducible colours. With an infinite 
number of primary luminaries it is possible to map every single perceivable colour; 
however, since this is not commercially viable, the selection of primary luminaries 
must be optimised to give the largest area, for least number of luminaries. The 
optimisation of primary luminary wavelength selection depends not simply on 
maximising the area, however matching the gamut with the input sources. 
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4.2.3 Gamut and LED Wavelength Selection 
LEDs are idealised as monochromatic sources, although some bandwidth dispersion 
occurs, this is generally a valid assumption for display purposes. With reference to 
the chromaticity diagram, it can be seen that monochromatic light is represented 
along the curved edge of the surface. Three monochromatic sources, controlled 
independently, would theoretically be able to reproduce any colour within a triangle 
on the chromaticity diagram. This triangle would be defined by three points at each 
wavelength of the individual sources. Assuming monochromatic sources, the points 
would lie on the very edges of the diagram. 
Other display methods such as cathode ray tube, LCD, plasma etc., utilise the same 
concept to create a colour space in the chromaticity diagram, based on three additive 
primary colours. Recording in both digital and analogue techniques utilises a similar 
system of sensors or receptive material, which is most sensitive at key wavelengths. 
The information generated is then stored in a specific format. Different file formats 
and video production techniques have different colour spaces, a great deal of which 
cannot be reproduced with monitor technology to date, and some can be shown un-
detectable to the naked eye. 
 
Figure 4.23 Different colour working profiles for common spaces[69] 
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The difference perceivable in any range of display apparatus and processing systems 
can be corrected to some degree with colour temperatures and gamma correction, 
however, utilising the diagram above for reference, it is almost impossible (except 
for some shades of orange) to tell the difference between ProPhoto RGB Gamut and 
Adobe RGB Gamut, when printed on Matt Paper, as both spaces are much larger 
than what can be realised on the medium. 
These colour spaces are expanded beyond what is perceivable to account for 
intermediate processing stages of images, so as not to lose colour information when 
making changes to the colour of the image. It is impossible to print, display or view 
all the colours that can be stored in high chromaticity file formats, and inevitably 
information is lost in the algorithms used to map one colour space to the next. 
4.2.4 Gamut Mapping 
It is necessary to map between colour spaces when using lower gamut mediums, 
whether performed consciously or not, there are two main methods of gamut 
mapping; Perceptual and Colorimetric. 
Perceptual colour mapping compresses the out of range colours, and some in-range 
colours, proportionally to maintain the levels of difference between colours of the 
image. This process can be reversed (assuming the original algorithm is known) 
however requires a very high bit rate for minimum information loss. As a result, the 
process is particularly resource intensive. 
Colorimetric mapping truncates everything outside the new space to the closest value 
to it, i.e. on the outside of the colour space. This process is lossy, not reversible, and 
can result in low contrast images, however is significantly less resource intensive 
than perceptual colour mapping. 
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Figure 4.24 Perceptual and colorimetric colour mapping functions from large to small 
gamut [70] 
The example above is only a 1D map of the blue-yellow line on the chromaticity 
diagram, the process is much more complex between a pair of 2D planes.  
The content for many video applications of LED displays originate from recordings 
of some description, from a specific gamut camera. An individual colour is converted 
to a digital representation by the activation level of each of the camera‘s wavelength 
specific sensors. The camera will be adjusted such that the highest binary number 
stored is equivalent to white light. The display converts this information back to a 
colour by activating its sources to the amount specified by the binary number. 
However because every display, and recording device, is practically unique the same 
activation levels do not re-create the same colour on another device. The gamut of 
the display is completely different to the gamut of the camera, as the wavelengths of 
the sources in the display are not identical to the centre wavelength of the receptors 
in the camera. 
This chromatic skewing could be avoided by knowing the gamut of the camera and 
adequately converting for the display. Unfortunately the gamut of the original source 
is often unknown and display operators resort to the white balance and gamma of the 
display to attempt to recreate an appropriate image. Some approximation of common 
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Figure 4.25 Gamut for NTSC, RGB LED Backlit LCD display, CCFL Backlit LCD and White 
LED Backlit LCD[71] 
Although the difference between small gamut and large gamut is sometimes more 
subjective than objective, it is clear that some displays have a wider reproduction of 
colour than others and when compared under similar situations, it is possible to see 
significant differences between the displays. The displays can be compared using 
CRI (Colour Rendering Index), however not commonly performed [72]. Techniques 
exist to stabilise the colour reproduction over varying temperature and degradation 
ranges [73], however not designed for colour production correction. Other techniques 









With the appropriate colour mapping function it is possible to translate smaller 
gamut into larger gamut, and increase the colour depth of the displayed image, 
however it is impossible to create larger gamut images on small gamut displays. 
Larger gamut displays provide the flexibility to adjust the image over a larger range 
to better reproduce many different gamut as best as possible. To provide the largest 
possible gamut with only three sources, pure wavelengths should be utilised to 
extend the gamut triangle to the edges of the visibly perceivable colours. Adding 
more than three sources could provide a larger gamut, however mapping adequately 
between a three sided input gamut and a 4 sided output gamut is beyond currently 
available technology, and unnecessary for three sided gamut input streams.  
There are industry representatives trialling a new generation of technology which 
utilises more than three primary luminaries. 
4.2.5 Stage Lighting and Spectrum Dispersion 
Blake Garner notices the difference between an LED red luminary and an 
incandescent with a gel filter in Figure 4.26. 
 
Figure 4.26 Red spectra comparison LED vs lamp with gel [75] 
The lamp spectrum has a larger bandwidth and activates the receptors in the 
observers eyes differently to a lower bandwidth source. It is easy to describe the 
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sensory activation mathematically by integration; however, despite having very 
similar sensory activation, the qualitative description of the two sources is markedly 
different. One manufacturer able to respond to both sides of this argument is ETC 
with their Selador range of LED luminaries for staging. 
Pictured below, the Selador series, utilises not three, but 7 luminaries of individual 
wavelengths, to create many more colours previously not possible with 3 luminaries. 
 
Figure 4.27 ETC Selador VIVID range[76] 
Despite that the added luminaries contribute only marginally to an increase gamut, 
and the control software doesn‘t take full opportunity of the 7 luminaries, the 
quantitative difference between Selador and RGB luminaries is significant. The 
comparison of the Selador Gamut and a standard RGB luminary gamut can be seen 
in Figure 4.28. 
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Figure 4.28 Selador gamut compared to conventional RGB luminary gamut 
The gamut of the x7 colour system is significantly expanded by the 7 luminaries, 
however it appears that not all are utilised to their best potential. It is clear from the 
reviews of the product by professionals in the industry [75][76] that the product is 
visually much more spectacular than pure RGB luminary products. 
As both the display and lighting industry moves into monochromatic sources for 
illumination, understanding of the physics and mixing characteristics of colour 
spaces is becoming better understood. Unfortunately the display industry is 
encouraged to conform with current RGB display techniques as RGB luminaries for 
display purposes fit better with the recording and mixing techniques already in use 
for full colour video. Multiple luminaries are certainly an option for future research, 
however beyond the scope of this report. 
To adequately reproduce digital and analogue video as well as material currently 
observed on digital displays, the LED display luminaries should be centred about a 
point close to the dominant wavelengths of current recording and display technology. 
Small differences can then be accounted for with gamut mapping techniques 
assuming the control of the individual sources is of sufficient resolution to minimise 
loss in colour definition. 
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4.2.6 Sub-Pixel Addressing 
A common method of high contrast, smooth font and graphic reproduction is ‗colour 
aliasing‘, or ‗Sub-Pixel Addressing‘. This technique involves the order of linearly 
arranged colours to fill in the voids created by rounded surfaces represented with 
square pixels. Text, overlayed onto video and displayed on fixed screen 
arrangements does not usually take advantage of this. This is mostly because all 
screens researched sourced input directly from a computer VGA port, rather than 
utilising the screen configuration to optimise the graphic reproduction. 
In all high resolution, digital input displays, where the display can identify itself with 
the source controller, sub-pixel addressing is used to smooth fonts and graphics.  
Although this is a desired feature, it was not possible to implement in this iteration of 
the software for the display.  Future software updates will be able to use sub-pixel 
addressing, either as a driver on the host system, or a function built into the display 
processing. 
4.3 Chapter Conclusions 
Display luminance and gamut are just as important as the LED binning and current 
control of the display when examining the visual quality.  Luminance and gamut, 
however, must be considered from the LED selection stage. 
The luminance of the display can be predicted by using the LED density and 
intensity, measured most commonly in nits.  This values gives a quantitative 
indication of the applications of the display, from full sun viewing (at 5000 nits and 
up) to night time only viewing (at 1000 nits).  The range at which the display can 
operate is limited by the speed of PWM, and intensity range of the LEDs.  Ultimately 
a PWM speed of five MHz or greater will produce a wide range of intensities, 
however at such high frequencies, errors due to non-linearity of PWM-intensity 
curves become significant, and work to reduce the workable range of the display.  An 
intermediate solution should be sought by limiting the use of the display, and 
slowing the clock frequency accordingly. 
The gamut is controlled by the wavelength selection of the luminaries, and the 
bandwidth of the diode output.  Tighter bandwidths mean the points of the gamut 
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shape are brought to the extremities of the 2D perception plot, maximising the 
gamut.  A maximised gamut does not necessarily imply a high colour image, with the 
conversion of colour spaces becoming an issue when displaying content recorded 
from devices with very different primary luminary wavelengths.  For this display, the 
colour space conversion will be left to pre-processing software, and the raw stream 
interpreted directly without conversion.  Wavelengths of luminaries will be chosen, 
however, to approximate other display technologies to minimise colour space 
distortion. 
Manufacturers of lighting products are already experimenting with expanding the 
colour space to more than three primary luminaries, to better approximate the curved 
shape of the perceivable colours to the human eye.  This, however, is slightly lost on 
display technology as all input sources are comprised of some compressed form of 
red, green, blue luminary reproduction, and any attempt to illuminate other colours of 
primary wavelengths would be speculative interpretation at best.  There are other 
advantages in selecting more than 3 primary luminaries, including efficiency and the 
ability to ‗fill in‘ large voids between pixels in large pitch displays.  These are both 
beyond the scope of this work, however are recommended for future research. 
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Chapter 5 Previous Prototype Display 
The work of this thesis continues from the work of 2006 and began with the 
construction of a two by one meter polycarbonate housed prototype display, based on 
the patented LAADtech structure, for which the author of this thesis is listed as an 
inventor.  The structure was initially prototyped in plastic, and work of this thesis 
picks up at the construction stage of the plastic prototype, and information gleamed 
from that prototype. 
5.1 Display Structure 
The patented LAADtech structure consists of; 
... side by side display panels which may be foldable or rollable. Each 
panel has a number of equally spaced transparent polycarbonate tubes 
which house pixel units of LEDs connected to printed circuit board and a 
row controller for controlling luminance of the LEDs. A bus member 
convey[s] power and video control signals from a panel controller to 
each row controller. The panel controller has an initialising process 
adapted to allocate temporary addresses for the tubes and determine 
screen size accordingly. Video segments are extracted by the row 
controllers based on the addresses associated with the video control 
signals from the panel controller. 
LARGE SCALE DISPLAY SYSTEM  




Each ‗display panel‘ was designed to be 2m wide and up to 20m high, constructed 
from a multiple of 2m long ‗tubes‘, often referred to as ‗elongated members‘. The 
height of a ‗panel‘ was intended to be partitioned to allow for connection and 
disconnection within a roll or the flexibility to ‗fold‘ the display in ‗segments‘. Each 
partition in a roll was given the term ‗segment‘, such that multiple segments 
connected height wise would result in a display ‗panel‘, a word interchangeably used 
with ‗roll‘ or ‗column‘. Multiple ‗panels‘ could then be juxtaposed width wise to 
create a display. These terms are illustrated in Figure 5.1. 
 
 
Figure 5.1 Illustration of display physical terminology for use with the 
LAADtech display 
  
Display Panel, Roll or Column 
Any number of Segments 
juxtaposed vertically 
Display, Screen, or Large Active 
Area 
Any number of Display Panels 
juxtaposed horizontally 
Segment 
A fixed number of tubes attached 
primarily to each other for 
mechanical and electronic purpose 
Elongated Members or Tubes 
A 2m bar, significantly longer in one 
direction than any other that 
comprises the base illuminated 
element of the Display 
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Each Segment from Figure 5.1 is comprised of a number of functional components, 
most importantly, the Segment Controller, and the LED Boards. At the stage attained 
prior to this work, each Segment was driven independently from a DVI source. To 
drive multiple segments from one source, a DVI splitter would be required. Although 
this is not a scalable solution, it was an intermediate stage of development, and was 
further developed during the course of this thesis. 
The functional component layout of the Segment as implemented in the 
demonstration display can be seen in Figure 5.2. 
 
Figure 5.2 Functional component layout for Prototype 1 of the LAADtech display 
This structure was physically implemented for testing purposes in a 1mx2m panel, 
made of four segments. The finished display can be seen in Figure 5.3. Specialised 
boards and plastics were all prototyped for the panel to examine the performance of 
LED Boards x5 per tube, 
  2m long 
Segment 
Controller 
Drives 10 tubes from 2x 
ribbon cables 
DVI-D Input to 
Segment 
Controller 
50 way  
Ribbon Cable x2 
carrying Signal and Power 
Image source 
Computer with DVI-D output 
10 tubes per segment 
controller in prototype 1,  
total 266.7mm per segment 
Each cable supplies to 5 rows of LED 
Boards, each row is 26.67mm apart 
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all aspects of the display. 40 tubes and 4 segment controllers were constructed. This 
prototype was coined the ‗demonstration display‘ referred to as such from here 
forward.  
Each tube in the demonstration display consisted of the following components; 
 5x PCBs 
 1x2m LEXAN SLX 20x20mm tube 
 8x 3mm(D) x 5mm copper bars 
 4x Connector wires 
 1x cable connector end cap 
 1x blank end cap 
The components, were designed in a previous work, and manufactured in Australia 
and offshore.  They were assembled in Australia between 2006 and 2007.  The 
demonstration display was then used for various presentations, and research (the test 
results can be seen throughout the following chapters), and retired mid 2009 due to 
housing degradation.  The results from the extensive research of this display led to 
significant changes in the next prototype.  To understand the issues referred to in 
subsequent chapters, an assembly procedure for this display has been detailed in 
Table 5.1. 
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Table 5.1 Assembly procedure for the demonstration display 
Demonstration Display Assembly Procedure 
Step 1 
5 PCBs were prepared 
in a jig to ensure 
linearity of the 
connections. N.B. jig 




Individual PCB‘s were 
soldered together using 
the 8 copper bars for 
power transmission, 
two at each join to 
connect the positive 
and negative rails.  
Step 3 
The 4 pin signal 
connector was attached 
to both boards with 
care not to place 
pressure on the joint.  
Step 4 
The foam strips were 
then attached to hold 
the PCB off the tube 
back and the connector 
cable was adjusted into 
the ‗s‘ configuration 
shown to avoid friction 




The 5 soldered boards, 
were inserted into the 
acrylic tube directly off 
the aluminium jig to 
prevent the solder 
joints breaking in the 
process. A small length 
of the final board was 
left exposed for Step 6. 
 
Acrylic Tube 







The cable connector 
end cap was threaded 
onto the ribbon cable 
and soldered to the end 
of the last board. 
 
Step 7 
The assembly was 
pushed completely into 
the Acrylic tube and 




The tubes were hung 
from plastic joiners 
(inset) on steel rope 
from an aluminium bar.  
The bar was supported 
initially by camera 
lighting supports, tied 
back for stabilisation, 
later to be replaced by 
an aluminium 
telescopic frame built 




The finished display can be seen in Figure 5.2. The focus of the following work is to 
continue the development of the structure and components of the display outlined 
above to present a commercially viable design solution for manufacture of a scalable, 
light weight, high luminance active display. 
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This task has been divided into LED Arrangement and Visual Fidelity, Power 
Optimisation, Thermal Management, Physical Construction, and Electrical Control. 
Each of which has been examined in the following sections, with consideration of 
manufacturability and commercial viability underpinning each decision. Summaries 
of each section outline the key outcomes from the research in each of these areas and 
the implication in the overall design of the display system. 
 
Figure 5.3 Completed prototype 1(demonstration display) of the LAADtech technology 
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Chapter 6 LED Arrangement and Visual 
Fidelity 
The visual and colour properties of the display are a key distinction of the impression 
of quality of the display. A technically advanced, and efficient display may be a 
consideration when choosing a display, however the most important, quality of any 
large display is its visual impression. 
The LED density, and LED arrangement form the theoretical visual impression of the 
display, contributing to intensity, blending and ultimate viewing distance of the 
display. The ability of the driving circuits and LEDs controls colour depth and 
dynamic range of the display for night and day time viewing. This display, unlike 
others has the ability to be reconfigured, as seen in Section 9.3 Dynamic Structure, 
and the reconfiguration options affect the dynamic range of the display. Along with 
these features, the unique light frame structure of the display has provided some 
challenges to visual quality, overcome to produce a high quality display, aimed at an 
appropriate commercial market. 
There are two distinctions in large screen technology; light weight, large pitch, 
transparent displays - which form concert backdrops and artistic effects, and fixed, 
high density, non-transparent displays – used for movies, stage enlargement, and 
high quality advertisements. 
Transparent, light weight displays, include the display shown in Figure 6.1. The 
‗Stealth‘ display manufactured by Barco, is layered into a black fabric curtain, and 
supported at regular intervals. 
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Figure 6.1 Stealth display, 31st Oct 2007, only utilised for low resolution, high contrast 
backdrops of solid colour 
This type of display, despite its large pitch and pixilation, is used for solid colour, 
high contrast logos and mood lighting backdrops. It is not used for high quality 
video, or designed to be watched for long periods of time, only operating for short 
periods during the performance. Figure 6.2 shows the misalignment of the image 
pixels due to the supporting structure.  
The red lines show the ‗sag‘ of the display due to the weight of display between 
supporting cables. The misalignment of the image pixels in the display, create 
physical distortion of the image. The display is also poorly calibrated, the white 
circle in Figure 6.1 highlights an uneven intensity supplied across the display from a 
solid colour input. The orange circles in Figure 6.1 show ‗dead‘ pixels that are too far 
away from any other staging equipment to be written off as covered by hidden cables 
or fixings. The lack of alignment, poor individual pixel calibration, and dead pixels 
in this display contribute to its classification of ‗poor visual quality‘. This is in 




Figure 6.2 Stealth display showing support points and ‘sag’ between the supports. 
 
Figure 6.3 6x Lighthouse 20mm display modules, one dead pixel.  
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This display has a well calibrated solid colour display, showing none of the ‗patchy‘ 
effect seen in the Stealth display. One dead pixel, shown by the black circle, would 
not have been allowed to go into a production, however this was only setup as a test 
display. The fixed modules provide perfect alignment of pixels from the left to right 
sides of the display, with no sagging or misalignment. This display is comprised of 6 
modules, which are impossible to differentiate when lit, leaving no gaps between 
each module in the horizontal or vertical directions. The ability to combine segments 
of large displays without gaps, is an important feature in large display applications 
when considering visual quality. 
The high level of calibration, close pixel alignment, and inability to detect the edges 
of the 6 segments classifies this display as ‗high visual quality‘. The display is 
designed to be a primary display, watched for long periods of time (movies, repeater 
displays, replay screens, etc) at relatively close range (20m+). 
The blue and green rectangles in Figure 6.3 show an effect called ‗fringing‘. Fringing 
is where a primary luminary, placed on the edge of the display or interchange 
between two non-primary colours, causes a half pitch row of a different colour. The 
fuchsia colour is comprised of a red and blue primary luminaries, and on the edge of 
the display, only the red luminary exists, creating a red line, exactly 10mm wide, or 
‗half‘ the 20mm pitch (half-pitch). Note this does not occur on vertical lines, only 
horizontal lines, this is due to the LED arrangement, seen in close up in Figure 6.4. 
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Figure 6.4 20mm Lighthouse display module close up 
The red and blue LEDs are arranged in the same vertical line, however different 
horizontal lines. A fuchsia colour, made up of only red and blue LEDs creates a solid 
colour vertical line, however alternating blue and red horizontal lines. 
The full scale prototype display is aimed at the quality of the fixed display, with the 
flexibility of the Stealth, curtain display. A novel approach to a solution for 
‗fringing‘ is also implemented with success, taking advantage of the tube structure, 
without complicating the assembly procedure, or sacrificing the universality of 
display components. The configuration options of the display affect this solution, 
however more importantly; the configuration options affect the intensity of the 
display through LED density. 
6.1 LED Density 
The LED density is of primary concern in the display as this determines the viewing 
distance at which the individual luminaries blend to form an image to the observer. 
An adopted rule in industry is the ratio of 1mm:1m, where by each millimetre (mm) 
that the centre of the pixels in the display are apart represents a meter that the 
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observer must be away from the screen to resolve the image. For example a 20mm 
pixel centre to adjacent pixel centre distance, referred to as the pitch, would resolve 
into an image when the observer is approximately 20m from the surface of the 
display. This distance is termed the ‗minimum viewing distance‘. Calculation of this 
distance assumes a similar distance between pixel centres in both the horizontal and 
vertical directions, as exampled below utilising a Lighthouse display module. 
 
Figure 6.5 Pixel pitch of a 20mm Light House module 
Section 7.2 explains how multiple LEDs of a similar colour driven at the same 
intensity in series can produce a more efficient display, moreover, this arrangement 
may resolve at a much closer distance than the pixel pitch suggests. The term ‗sub-
pixel‘ was utilised in 2006, however a similar technique is now being utilised in large 
screen manufacturers, commonly termed a ‗virtual pitch‘. Rather than utilising an 
extra 3 LEDs to double the virtual resolution, it can be seen that increasing the pixel 
from 3 to 4 sources can have advantages. Figure 6.6 shows a latter model 20mm 





Figure 6.6 20mm Lighthouse module showing white lines for 20mm real pitch, and blue 
lines showing ½, or 10mm virtual pitch 
The difference between Figure 6.5, and the virtual 10mm display in Figure 6.6, is the 
addition of a green LED where a previous ‗blank‘ or ‗black‘ LED has been placed. 
This increase from 3 to 4 LEDs per pixel increases the cost significantly, however is 
justified by a significantly smoother display that resolves at a closer distance from 
the display. This extra LED is not driven off the same line, and hence the efficiency 
gains are not present here. The extra LED does help fringing for some colours, 
however still leaves a non-white colour on the edge of a white to black transition. 
The calculation of approximate resolution distance in the case of virtual pitch should 
take account of the 4 sources
1
. It is more relevant to utilise the density of the sources 
per meter squared than the pixel pitch. To link the density of sources to an 
approximate resolving distance, a reference base must be utilised. The following 
equation describes this relationship. 
               (
    
 [  ]
 
    
 [  ]
*       
                                                 
1 Note that ‘sources’ has been utilised here to distinguish from 4 luminaries which refers to 4 
different primary wavelengths. 4 sources refer to the number of light sources within the pixel 
and gives no indication of the number of primary luminaries. 
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[6.1] 
Where h is horizontal distance between adjacent pixels and v is the vertical distance 
between adjacent pixel, ρLED is the density of the LEDs, per meter squared. 
Substituting the reference number of LEDs per pixel (3) and equating the Minimum 
Viewing Distance (MVD) of the known configuration provides an approximation for 
other configurations; 
    
 
    [ ] 
[6.2] 
Where MVD is the Minimum Viewing Distance in meters measured from the surface 
of the display. 
Substituting this reference point into the equation for the LED density listed 
previously, provides a MVD for any virtual pitch display, seen in [6.3]. 
                  
   [  ]   [  ]
    [ ] 
[6.3] 
By the utilisation of individual horizontal and vertical measurements, the equation 
can calculate the approximate minimum viewing distance for pixel centres 
distributed at a different vertical and horizontal pitches.  This is particularly 
important, as the horizontal pitch is independent from the vertical pitch in the 
reconfigurable display. 
Further adjustment of this equation is recommended for cases where the ratio of the 
most frequently occurring wavelength source in any pixel is more than 3 times 
greater than the least frequently occurring wavelength source. For situations where 
the ratio exceeds 3:1 further research on resolution and perception is recommended. 
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The distribution of the LED centres from the pixel centre also has an effect on how 
colour and image is perceived. Very large pitch displays utilise a ‗cluster‘ of LEDs, 
to create a single pixel, leaving large gaps between pixels. This creates an easily 
resolved colour, however poorly resolved image. The design choice, between cluster, 
and distributed primary luminaries, is only an issue when the difference between the 
point of resolution for the image is significantly different to the point of colour 
resolution. For example, a 50mm pixel pitch would resolve into an image at 
approximately 50m, if the primary luminaries were placed only 10mm, resolving into 
a colour at 10m. Considering the colour is resolved at 10m, 40 meters before the 
image is resolved, this is a significant difference. If the pixel pitch was spaced at 
20mm, and the primary luminaries remain at 10mm, the colour and image will 
resolve within only 10m of each other, and hence not considered significant. 
The tube layout of the designed display, and the ability to space the tubes at different 
intervals, without changing the distance of the primary luminaries, meant this display 
transitioned from a distributed to a cluster layout. The tubes, added another 
dimension to this issue, resolving in to a colour at 10mm, a horizontal 1D image at 
20mm, and a vertical 2D image at 20, 40 or 60mm. Further qualitative testing is 
required on whether the horizontal resolution affects the overall resolution of the 
image. [6.5] takes into account only LED density, and may require further adaptation 
for significantly different horizontal and vertical pitches. 
The reconfiguration of the display also contributes to the display intensity, [6.3] 
gives a relationship between on-axis LED intensity and the nit rating of the display. 
 [    ]  






For the specific display at hand, the ratio of the number of red:green:blue LEDs is 
1:1:1, hence the equation can be simplified and modified to accept horizontal and 
vertical pitch. 
 [    ]  
(                 )
     
 
[6.5] 
The display is designed for daytime viewing at 5000nits, at a 20mmx20mm pitch, for 
this display intensity, the necessary pixel intensity, IP is expressed in [6.6]. 
    [    ]               
       
[6.6] 
LED displays are often significantly turned down for night time viewing, to around 
1000nits, the ability to decrease the output light intensity is critical for night time 
visual quality [78]. At this display intensity, the pixel intensity is reduced in 
proportion to 0.4cd. Increasing the pitch changes the LED density, and hence to 
maintain a similar daytime viewing ability for large displays, the intensity needs to 
rise accordingly.  
Table 6.1 shows all the display conditions and required pixel nits. 




Day time (5000nits) 
Pixel Intensity 
Night time (1000nits) 
Pixel Intensity 
20mm-20mm 2cd 0.4cd 
20mm-40mm 4cd 0.8cd 
20mm-60mm 6cd 1.2cd 
Maximum: 6cd   Minimum: 0.4cd 
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The LED configuration should be capable of 0.4cd to 6cd at every intensity level, 
this is the ‗dynamic range‘ of the display, and determines its flexibility and use from 
indoor, to outdoor, daytime, and night time application. The required dynamic range 
is large considering the range of which LEDs can normally be utilised. Analysis of 
all surface mount OSRAM LEDs available reveals no single LED in any colour 
(assuming a 3:7:1 RGB ratio) can perform across the entire configuration range. For 
full results and graphs of this analysis, please see Appendix B: LED Characteristics 
Data Interpolation. For a cut down version of LEDs which performed close to 
specification, see Figure 6.7. 
 
Figure 6.7 Density vs intensity for selected OSRAM LEDs that perform as close as 























































































































































Density vs Intensity for Selected OSRAM LEDs 
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A better solution to driving LEDs over the range required would be to utilise more 
than one LED. This would require an entirely different rail and/or driver 
configuration, as explained in Section 7.2, and was not implemented here. LEDs 
were selected based on price and manufacturers recommended operating points, seen 
in Section 7.1, rather than dynamic range capability. The resultant display could not 
produce intensities lower than 2000nits or greater than 6000nits when configured at 
20mm-20mm resolution. This makes it unsuitable for very dark situations, such as 
concerts and movies, where ambient light is at a minimum. A solution to this would 
be to artificially illuminate the setting to allow correct viewing range, at the cost of 
mood and effect. 
The 20mm tube and 20mm pixel configuration however, provided the optimum case 
of the LED arrangement. 
6.2 LED Arrangement 
Different LED arrangements produce different patterns and effects in images and 
solid colours, however their positive or negative effect on visual quality is mostly 
subjective. The LEDs in this display have been arranged to reduce the effect of 
fringing and make possible high quality virtual resolution images. 
The display frames seen in Figure 6.8 of the Lighthouse 20mm, virtual 10, has two 
modes of operation, high and standard resolution. During the high resolution mode, 
the display utilises sub-pixel addressing to quadruple the resolution of the display. In 
such a way that a single pixel is represented by a single red, green or blue led, 
however never all three. This representation is almost unnoticeable when the input 
signal is a constantly moving image, i.e. in video. The eye utilises a form of 
hysteresis which gives the impression of the other LEDs well after they have been 
switched off and the image has moved on. An example is the illusion of white lines 
moving across the screen as the red, blue and green LEDs are illuminated in turn. 
The same persistence of vision principal is utilised in zoetropes to simulate a moving 




Figure 6.8 Standard resolution and high resolution mode displaying two frames of a 
white line moving from right left across the display. 
The issue with this layout is that it is incapable of displaying a still white line in high 
resolution mode. The LED arrangement in standard resolution mode also causes the 
effect of ‗Fringing‘ seen in Figure 6.3. This is equally pronounced within the display 
for sharp transitions between colours. 
This has been rectified by utilising a unique LED arrangement, made possible by the 
rotation of the tubes. A block of four pixels is repeated without rotation in the 
horizontal direction across the tube, such that when the tube is rotated, the colours 
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Figure 6.9 Pattern forming for LED layout 
This rotation and layout can be seen in Figure 6.10. The pattern is highlighted with 
yellow and blue rectangles, and the rows and columns of individual pixels 
highlighted with white lines. 
 
Figure 6.10 Rotating tube arrangement to remove the effect of LED arrangement on 
colour fringing 
The rotating tubes and LED layout, unique to this display, has provided a more even 
model of heat distribution, helping to reduce the effect of power density, a more 
natural image at slightly lower than predicted viewing distance and the removal of 
the colour shadowing for high contrast text and images, and would be recommended 
for future use. Operating the display in high resolution mode, similar to the 
lighthouse modules, does not rely on persistence of vision in motion to simulate the 
correct colours in thin lines, rather still, fine white lines can be easily viewed from 
the MVD.  
Single Pixel in tube, consisting of 3 
primary luminaries 
To complete the colours in the two columns, a 
Red, and then Green and Blue is required in 
the next tube. 
This creates a reflection in the first tube, and a 
further reflection in the second tube. 
Other Pixels are then filled in, with care not to 








The perceived quality of this layout, however, is difficult to assess. Figure 6.11 
shows a comparison of this layout, to the fixed vertical layout of the Lighthouse 
20mm, V10 display, on solid colours. 
 
Figure 6.11 20mm full scale prototype (Left) and 20mm v10 Lighthouse display (Right) 
The display on the left is the rotated model, the display on the right is the Lighthouse 
20mm, V10 model. The Lighthouse model provides a horizontal and vertical pattern, 
while the rotated display has a diagonal pattern. The diagonal pattern incorrectly 
implies a diagonal pixel arrangement, an assumption often made from assessing 
industry professionals. This leads to the incorrect conclusion the arrangement is 
incapable of displaying solid vertical and horizontal lines. This is a point that was 
noticed in the demonstration display, seen in Figure 6.12, which, due to a triangular 
pixel arrangement, could not clearly display sharp vertical lines. 
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Figure 6.12 Demonstration display with triangular pixel configuration and vertical pixel 
boundary crossing two similarly signalled red LEDs 
The vertical pixel boundary passed through a ‗dual‘ red, green or blue LED cluster 
that was driven off the same LED driver. This ‗dual‘ cluster was the average of the 
value for the two adjoined pixels, creating a colour aliased fade between the two 
pixels for sharp colour transition vertical lines. This was seen a major issue in the 
demonstration display, and formed part of the move to ‗square‘ pixel layouts, rather 
than triangular for the subsequent display. The square pixel layout, with the ability to 
signal sub-pixels provided a very high quality scrolling text that moved by 10mm 
increments (rather than by the 20mm pitch) without aliasing, and used colour aliasing 
to smooth the font, built into the display. Figure 6.13 shows an example of white font 













Dual Red LEDs across  
  pixel boundary 
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Figure 6.13 Full scale prototype with white, screen generated text, on black background 
The entire display is only 140pixels high, each line of text taking up only 10 pixels. 
This level of clarity is achievable only using the internally generated font display 
function, rather than pre-generated graphical interface. Windows has inbuilt ‗Clear 
type‘ font colour aliasing, this relies upon information provided from the monitor 
about the pixel configuration, and windows drivers specifically for this display will 
be a future feature. Currently drivers cannot deal with pixels that are not linear, or 
dissimilar across the rows and columns of the display. A close up, showing the 
composition of the white font and how the LED arrangement allowed colour aliasing 




Figure 6.14 Construction of white text on black background using pixel arrangement and 
colour aliasing filter specific for this pixel layout and display 
The LEDs not encompassed by the white squares in Figure 6.14 have been added by 
the filter that places one extra lit LED in the appropriate places. To see the C++ code 
used to implement this filter in the segment controllers, please see Appendix V: 
Segment Controller Code. 
Although fulfilling the requirement to eliminate the effect of fringing, the LED 
arrangement has been described as producing ‗un natural‘ patterns in solid colour 
images. The complication of the pattern to include a 4 pixel repetition is unnecessary, 
and a 2 pixel repetition would provide similar fringing benefits with a smaller 
tessellating pixel pattern. A more repetitive pattern, of smaller size when compared 
to the pixel pitch, may provide a less noticeable LED pattern that still eliminates 
display fringing. For future LED board designs, a 2 pixel repetition will be utilised. 
Multiple sources may help to decrease the MVD in distributed models, 
however are not expected to have significant effect in models where the distance 
between LEDs in a pixel is less than half of the pitch, i.e. clustered arrangement. The 
main benefits in multiple sources come from the power and efficiency benefits, 
however placing LEDs, driven from a similar source across pixel boundaries, causes 
the display to appear ‗blurred‘ and degrades visual quality. 
  
Regular 8 point font was 
passed through a filter to fill 
in curved and diagonal lines 
in the text. 
Note that the ‗t‘ is never filled 
in due to careful filter design 
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The dynamic range of the display could not be satisfied with single LED 
sources. This is mainly due to the configuration options requiring such large 
differences in intensity output. Driving many low intensity LEDs in series, can 
provide greater dynamic range, however individual LED drivers are recommended 
such that a higher ‗virtual‘ pitch can be marketed. A tricolour solution may be 
possible with current hardware to increase the display resolution to a real 10mm, or a 
virtual 10mm display. This requires further development. 
The implementation of the selected LEDs and housing provided some 
challenges specific to the tube layout of the display for outdoor use. One such issue 
is the reflection of sunlight from the display. 
6.3 Gloss and Matt Finishes 
Outdoor screen technology currently only uses through hole LEDs, encased in a 
hermitically sealed package that protrudes through the front casing. Figure 6.15 
shows such a configuration. The water seal is only rated to ‗light falling water‘ and 
uses a weak rubber seal screwed down around each LED to prevent ingress to the 
underlying circuit board. The rubber seal is held in place by a plastic facia, screwed 
to the underlying aluminium case. The facia is finished with ‗sun shades‘ that 
prevent light from above the LEDs being caught by the oval lens on the LED and 
projected in the same direction as the LED light. The sun shades are important for 
outdoor, full sun viewing, as sunlight, caught by the oval lens, overpowers the LED 
output, causing the display to ‗washout‘. The shades are effective in the hours 10am-
2pm, however provide little benefit before and after those times. The only way to 
ensure full day viewing is complete shade from the sun, or altering the 
position/orientation of the display throughout the day. 
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Figure 6.15 Oval Through Hole LEDs protruding through plastic facia under 4mm ‘sun 
shades’ 
The surface mount LEDs, without lens, used in the demonstration, and full scale 
prototype display do not suffer the same susceptibility to sunlight. LEDs without lens 
provide no way for light to be captured and focussed in the same direction as the 
LED output, as oval through hole LEDs provide. Surface mount LEDs however, are 
filled with an epoxy that is not hermitically stable, and susceptible to moisture re-
absorption. This meant the tube must be sealed much better than current display 
technology, without perturbing the visual quality. 
A clear polycarbonate tube was first selected, however due to thermal issues was 
replaced with an aluminium tube (see Chapter 8 for details). The aluminium tube 
required holes punched to let the LED light out, that would then be sealed with a 
membrane. The clear, polished tubes of the demonstration display provided some 
information about how matt and gloss visual finishes affect the visual quality of the 
display.  
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The gloss finish allowed the angle and distribution of light intensity to pass through 
unabated, however also reflected sunlight when placed at one specific angle in the 
afternoon sun. Even in a relatively low lit office environment, the tubes reflected the 
florescent tubes, making the underlying LEDs difficult to perceive. 
 
Figure 6.16 Florescent lights reflected in the gloss acrylic finish of the demonstration 
display tubes 
A matt finish, as seen in VMS systems, provided a completely diffused finish that 
caught the sunlight at every angle and dispersed to every angle. Although the 
intensity of the dispersed light was less, the angle and time that it occurred for during 
the day was significantly longer. Figure 6.17 shows a VMS sign in the morning 





Figure 6.17 A digital VMS display impossible to read in the morning sun due to a clear 
matt finished front 
A matt finish on black background, provided the capacity to absorb light energy and 
increase the contrast ratio of the display, while a matt finish over the LEDs created 
diffusion in light output, causing the intensity of the LED output to drop and the 
potential to catch sunlight. The gloss finish caught sunlight only at one angle, 
however reflected all ambient light lowering the contrast ratio of the display. The 
solution required a clear gloss finish over the LEDs, and a matt black finish in all 
other places. To create this, the membrane was printed with the exact pattern of clear, 
black, matt and gloss required, as seen in the manufacturing specifications in Figure 





Figure 6.18 Membrane print specifications 
 
Figure 6.19 Clear, black, matt and gloss finishes of the membrane when applied to the 
display, unlit 
The gloss was printed over the LEDs, rather than the matt finish printed everywhere 
else for cost effectiveness, and the ‗missing‘ LED was printed gloss to simulate it 
existence. The gloss print over the LEDs was not a perfect finish that suffered from 
imperfections, projected and enlarged with the LED light source behind it. The effect 
of this was minimal and not seen to contribute to lack of visual quality. 
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The printing tolerance of the membrane, was not manufactured within specification, 
suffering from ‗creep‘ in the longitudinal direction. This resulted in a visual 
impairment of the furthest LEDs under the membrane when the display was viewed 
from anything further than 60degree off the perpendicular axis. The membrane was 
placed as 4 separate segments along each 2m tube, resulting in a slightly different 
alignment at each break point in the membrane. The effect may not have been 
noticeable, if a single 2m strip was utilised, however the breaks in the membrane are 
clearly visible to the naked eye as sudden intensity changes.  
Figure 6.20 shows a single colour turquoise display with arrows indicating the joins 
in the membrane pieces An intensity change at these vertical lines on the display is 
clearly visible to the naked eye, however less so in photos. To simulate standing at a 
distance from the display, part B of the figure has been blurred with a Gaussian filter 




Figure 6.20 LED shading due to creep in the black printing of the membrane panels. 4 
columns appear on the display, distinguished by lines of discontinuous intensity. Photo 
taken: 13/01/2009 7:19pm 
 
Figure 6.21 LED shading due to creep in membrane printing. Final column distinction 
not visible due to changing viewing angle of the camera as the focus comes closer to the 






Figure 6.22 The effect of the shadow due to creep in the membrane is not visible when 
viewed perpendicular to the face of the display 
The matt/gloss combination was an optimal visual solution, however the off-axis 
shading of the LEDs was unacceptable, combined with the weather proofing issues 
faced with this membrane seen in Section 8.7, the printed membrane was seen 
unsuitable. The membrane was later replaced with an entirely clear membrane, and 
an anodised black aluminium front underneath. This provided an entirely gloss front, 
some clear, some black backed, which looked visually impressive switched off, 
however has yet to be tested in a commercial application. The final, gloss finished 
segment can be seen in Figure 6.23. 
 




In future models, an internal seal is recommended, such as a clear plastic insert, 
sealed inside the tube, that provides a gloss finish in the front of the LEDs, and 
exposes the matt black anodised aluminium to the elements. This provides a flat, 
matt black surface for contrast, and a flat gloss surface in front of the LEDs, while 
not relying on the accuracy of printed membrane and application techniques for 
visual quality, or weather seal.  
To increase the display contrast further, a ‗black‘ LED is recommended. Only 
recently available (after the manufacture of this prototype), a ‗black‘ LED is one 
which is housed in a black plastic surface mount package. The white LED package 
seen clearly through the gloss front in Figure 6.23 creates a shade of grey on the 
display in dark environments. Utilising black LEDs, the packages would be invisible 
until illuminated. The trade off, is that the black package does not reflect light 
forward, out of the surface mount package, and is slightly less efficient as a result. 
6.4 Display Panel Alignment 
The 6 segments of the Lighthouse 20mm display in figure Figure 6.11 was seen to be 
indistinguishable when assembled, seen as a single, large display. The full scale 
prototype was designed for a similar outcome of ‗gapless‘ operation as a large 
display, however mechanical complications prevented this.  
To form a water tight seal on the ends of the tubes, plastic end caps were screwed 
over both halves of the aluminium extrusion. The theoretical assembly of which 
showed no problems, however accurate physical assembly proved difficult. The 
screw points extruded in the aluminium were a semi-closed C section, made for self 
tappets. The screws always leaned towards the open part of the section, providing an 
angle that prevented the counter sunk screw head from sinking into the designed 
space in the plastic end cap.  
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Figure 6.24 Large (1-2mm) variance in length of tube due to end cap variability 
Although small, the protruding screw head and resultant end cap mis-alignment 
increased the overall length of the assembly leaving a slightly larger than usual gap 
between LEDs of adjoining segments. The results of which can be seen in Figure 
6.25. 
 
Figure 6.25 Screen configured at 40mm, two panels juxtaposed horizontally with mis-
alignment and resulting gap due to poor tolerance in end cap placement 
Although the size of the gap (1-2mm), compared to the length of the segment 
(2000mm) is insignificant, the visual effect is clear, and contributes to a poor 
perceived quality.  
White line added 
for reference 
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Refinement of the end cap attachment procedure, and the application of significantly 
more force, provided tighter tolerances. This is not an adequate solution however, 
and in future this should be solved by design, specifically, a recessed end cap. This 
was not possible in this model due to the length of the internal electronics, however 
due to some changes in capacitors and other components, a recessed end cap is a 
possibility in future models. 
6.5 Driver Selection 
LED drivers play a large role in the regulation of light output, and dynamic range of 
the display that ultimately contributes to visual quality. 
The output light intensity of LEDs is most commonly adjusted by PWM of the input 
current. PWM is controlled via the A6281 devices in the full scale prototype. A value 
from 0 to 1024 is latched into the PWM register, representing 0-100% duty cycle, 
counted at 800kHz. The nominal current used is set via an external resistor, and then 
modified by an internal register. The A6281 device allows configuration of the 
output current, per LED, from 36% to 100% of the nominal value, in 128 levels 
(please see Appendix D: LED Intensity and PWM cycle for further information). 
This provides two methods of intensity control, analogue (via current register) and 
digital (via PWM register), exceeding the recommendations for high range dynamic 
imaging suggest by [79]. This provided a way to adjust the entire display intensity 
based on analogue current, without losing any colour depth provided by the PWM. 
The A6278 devices utilise a standard off-on PWM methodology, however advantage 
may be sought from varying pulse width and level simultaneously, as seen in [80]. 
The direct translation from DVI data to PWM data however, provided a relatively 
low contrast, low saturation output. Figure 6.26 shows a still from an animated 
feature on the display that appears ‗washed out‘. 
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Figure 6.26 Low contrast, low saturation image as a direct translation from DVI data to 
PWM data. Note that the display was still being tested at this stage and blue panels, pixels 
out and tubes malfunctioning are not part of the visual assessment 
Further investigation with the Lighthouse module revealed the Lighthouse control 
hardware was not simply translating the data, however also performing contrast and 
gamma adjustment. Connecting the Folsom visual processor seen in Figure 6.27 to 





Figure 6.27 Folsom visual processor connected to display Master Controller 
 
Figure 6.28 Contrast and gamma adjustment of display by Folsom processor 
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The image contrast had been increased, and the gamma decreased, however the 
display was now operating on significantly reduced colour depth. The 8 bit per 
channel DVI stream from the Folsom had been reduced to 50 discrete values spread 
over the 8 bit spectrum, effectively removing all intermediate colours. The effect can 
be seen in the background of Figure 6.28 where the green fades to black rather 
suddenly. This is referred to as ‗crushing the blacks‘ in the industry, where by very 
low intensity colours cannot be represented adequately on PWM LEDs and hence are 
crushed by pre-processing software to black, or fully off. Although this is the current 
standard in large LED display operations, it does not represent the full bit depth the 
screen can display and limits the potential of the display. 
An intensity scalar and contrast adjustment implemented in the conversion between 8 
to 10 bits in the segment controller was later implemented to provide intensity 
adjustment without loss of colour depth. The method provided some benefit, 
however was not fully implemented. The function did show that the scale value 
between DVI input stream and PWM output was not linear. The results from a lux 
meter with varying PWM and scalars can be seen in Appendix D: LED Intensity and 
PWM cycle. The results suggest a linear relationship, as assumed by [81], however 
the apparent intensity from qualitative tests suggested otherwise. The lux meter 
cannot depict the effect of intensity on human perception, predicted to be a non-
linear function, and dependent on ambient light conditions. Further research is 
required on the effect of intensity and contrast adjustments on actual and perceived 
image quality. The processing hardware has been built into the display and needs 
only the correct set of functions and algorithms to produce quality results without the 




Visual quality has been further affected by the instability in rail voltages. The orange 
rectangle in Figure 6.26 shows a single LED with collapsed 3V3 rail, causing the red 
LEDs to turn off. The display, only at this board, appears to turn ‗turquoise‘ as only 
the green and blue LEDs remain operational. The solution to this power supply 
instability is seen in Section 0. The display is currently being retro-fitted with the 
improvements to eliminate this effect and enhance visual quality. The effect can also 
be seen to a significantly lesser extent in the pure blue screen of Figure 6.11 when 
compared to the calibration of the Lighthouse 20mm v10 model. Reduction in power 
supply ripple will improve this significantly. 
6.6 Chapter Conclusions 
Analysis of the attributes that make a high quality commercial display has provided 
insight for the development and assessment of the final full scale prototype. 
The prototype operates at or above 5000nits at 20-20mm pitch, making it suitable for 
full outdoor sunlight viewing. The surface mount LEDs do not suffer from the same 
sunlight focussing issues seen in LEDs with lens, and hence do not require the 
protruding sunshades seen in commercially available displays. The 5000 nit rating 
declines as the screen is configured for 20-40mm and 20-60mm pitch, however was 
not considered important for this display. There are replacement LED solutions that 
can provide 5000nits at large pitch, however no set of LEDs investigated could 
provide the full range of required intensities across all configurations, using analogue 
current control alone. Multiple similarly coloured LEDs could be used, that would 
both decrease the MVD and provide the full dynamic range required at the cost of 
efficiency and initial cost. 
  
136 
The LED arrangement in the full scale prototype makes use of the tube rotation to 
prevent colour fringing seen in commercially available displays. This is eliminated 
by providing all primary luminaries in any horizontal and vertical line, to provide 
solid colour and clear lines anywhere in the display. This provides the opportunity to 
write very clear scrolling text and graphics at a 10mm resolution, rather than the real 
20mm pitch. Such functions are only available directly from the screen control 
hardware, similarly to the Lighthouse ‗high resolution‘ mode, without the reliance 
upon movement and persistence of vision to create images. These functions will be 
extended in future to include more complex graphics and text for standalone 
displays. 
Gloss and matt finish on the display front provides an optimal viewing portal for the 
LED, and maximum contrast respectively, however the membrane used caused other 
visual and manufacturing problems. Poor tolerance in the membrane printing 
‗shaded‘ the LEDs when the display was viewed at an angle, an unacceptable visual 
flaw. The membrane has been replaced with a clear gloss front, however not fully 
tested to understand how this will affect contrast and intensity of the display. For 
future displays, an internal clear plastic is recommended for weather proofing, 
leaving the black anodised aluminium front for contrast, and the clear gloss finish in 
front of the LEDs. Further increase in contrast could be gained from the use of black 
packaged LEDs. The issue of reflection and LED dispersion has not been previously 
seen in large display applications, as most outdoor displays utilise through hole 
LEDs that protrude through a black plastic front. 
Advanced driver circuits that control current and PWM were selected to provide the 
most flexibility in LED output current and colour depth, however visual tests showed 
that DVI data could not be simply translated to PWM scalars. Additional visual 
processing boxes are currently utilised in industry to adjust contrast and gamma in 
large LED displays. This processing reduces the quality of the output bit stream and 
ultimately the colour depth in the display output. Processing hardware embedded in 
the display can provide the same functionality without the loss of colour depth and 
should be used in future. The scalars between DVI and PWM data, and the perceived 
intensity of PWM data needs to be researched further before a final algorithm is 
selected, however this was outside the scope of this work.  
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The display quality has not met the standard expected of fixed, non-transparent 
displays, however has exceeded the standard of transparent displays. The image 
displayed in Figure 6.26 and Figure 6.28, ignoring already mentioned issues, is not as 
well aligned, or as well calibrated as the Lighthouse 20mm V10 modules. Alignment 
issues can be attributed to poorly matched end caps, and distortion of the tube across 
the 2m length. This could be rectified with further supports in the centre of the 
display. Calibration issues were unexpected due to the low error in current regulation 
performed by the A6281 devices, however interaction between current/voltage ripple 
in power supplies may be creating unstable conditions. This has seen to cause large 
difference in outputs due to instability in the red LED rail voltage, however may also 
be seen to a lesser extent in the blue and green rail. Power supply ripple voltage 
reduction, explored in Section 0 may provide significant benefit to the visual quality 
of the display. 
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Chapter 7 LED Board Power 
Optimisation 
The LED board is the major consumer of power at the face of the display. Small 
optimisations at the LED Board can be extrapolated to large power savings in the 
overall display. This section examines the voltage and current characteristics of the 
LEDs and driver circuit and where power has been saved by small adjustments. It is 
primarily broken down into three sections; efficiency of the LED, efficiency of the 
driver circuit, efficiency of the power conversion circuit. Findings are compared to 
other display modules at similar intensities, and further optimisation recommended. 
7.1 Efficiency of LEDs 
LED selection and configuration plays a large role in the efficiency when 
considering such large numbers of actively driven LEDs. There are several factors 
that influence this configuration, including number of LEDs in series, point of 
operation, and LED selection, explored in this section. 
The intensity of the display is varied with digitally controlled, current drivers, that 
select and maintain a particular current through the LED. Colour representation at a 
particular intensity is performed through PWM at the specified current point. 
Selecting an LED depends on the intended operating point, the dynamic range and 
maximum intensity required. 
The light efficiency of the LED is a maximum when the output light intensity is a 
minimum due to the bulk loss of the semiconductor, however it is not commercially 
viable to utilise the LEDs only at this intensity. LED display manufacturers are more 
interested in lifetime of the product, and hence LEDs are usually selected to be 
operated at the manufacturers recommended light output, to guarantee lifetime 
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statistics. This can become an intensive process, as display resolution, required 
intensity ranges, and pixel organisation all play a role in the final LED intensity. To 
analyse many options, a spreadsheet was devised to find these values from any 
number of input LEDs. An example table from this spreadsheet can be seen in Table 
7.1, with three LEDs selected for a maximum output of 5000nits at a 20mm pitch in 
both the horizontal and vertical directions, using a colour balance ratio of 3:7:1. 









Blue 182 mcd 157 mcd LB T67C-Q2S1-35 Yes 
Green 1273 mcd 785 mcd LT E67C-U1V2-35 Yes 
Red 545 mcd 420 mcd LS T67B-T1U1-1 Yes 
Running these LEDs at 5000nits and 3500 nits (daytime and night time intensity) 
results in a different theoretical efficiency of the LEDs. This was calculated using the 
data seen in Appendix B: LED Characteristics Data Interpolation, of which the 
results are reproduced in Table 7.2. 






Power at 5000nits Power at 3500nits 
Blue 471.12     ⁄  429.65 
  
  ⁄  214.14 
 
  ⁄  136.71 
 
  ⁄  
Green 257.43     ⁄  166.62 
  
  ⁄  819.11 
 
  ⁄  371.12 
 
  ⁄  
Red 156.50     ⁄  145.09 
  
  ⁄  213.41 
 
  ⁄  138.50 
 
  ⁄  
Total 295.02     ⁄  247.12 
  




It should be noted that due to the I-V characteristics of the diodes, running at a higher 
intensity results in a lower efficiency, the graph of power vs. Intensity is not linear. 
Figure 7.1 for the LEDs listed in Table 7.1 illustrates the relationship. 
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Figure 7.1 Relative efficiency and power consumption vs. intensity 
 
The relative efficiency is calculated by what percent the intensity is more efficient 
than the designed maximum intensity of the display, using the formula of [7.1. 
                    
 (
                
                                    
  *       
[7.1] 
Light Efficiency is the ratio of generated on-axis light intensity in candela, to the 
electrical input energy of the diode, ignoring losses in driver circuits. This 
calculation assumes all compared LEDs can be approximated as a lambertian emitter 
without lens. [7.2 was used for all calculations. 
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The LEDs used in Figure 7.1 are all of the; same manufacturer, similar family, same 
package, and without lens, making the comparison technique applicable. Figure 7.1 
shows, that the same LEDs, run at an intensity of 1500nits are 33% more efficient, 
than when run at 5000nits. The power consumed per meter squared plotted on an 
exponential scale, results in a relatively straight line, supporting a non-linear 
relationship between consumed power and resultant intensity. 
No data exists for the LEDs below 1000nits as it is difficult to regulate the light 
output of the LEDs at low current. LEDs of higher recommended intensity would 
operate more efficiently at 5000nits, however may sacrifice the ability to reach low 
intensity values. To find the most efficient selection for Red LEDs at 5000nits, the 
spreadsheet was again utilised to find the power of all Red LEDs, operating at 5000 
nits. Out of 20 LEDs sampled, only 5 were able to operate to specification. 
Table 7.3 Red model numbers and power consumed at 5000nits 
Red Model Numbers Power at 5000nits 
LS T67B-S1T2-1 122.69    
LS T67B-S1U1-1 99.558    
LS T67B-T1U1-1 85.363    
LS T67F-T1V1-1 37.767    
LR T67F-T2V2-1 29.617    
The previous selection (based on intensity), LS T67B-T1U1-1, operates at 
85.362mW when producing enough light to provide 5000 nits at the display surface. 
In comparison, the LR T67F-T2V2-1, consumes only 29.617mW for a similar 
output. This process can be applied to the Blue and Green LED models. 
Table 7.4 Blue, green and red intensity and model numbers 
Colour Required Intensity Model No. Can do Minimum? 
Blue 182 mcd LB E6SG-S2U1-35 No 
Green 1273 mcd LT E6SG-V2AB-36 No 
Red 545 mcd LR T67F-T2V2-1 No 
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The power consumed for each of these models at 5000 nits can be seen in Table 7.5. 
Table 7.5 Power consumed by individual, and total LEDs for 5000nits 
Colour mW/cd at Max W/m
2
 at Max 
Blue 183.92 mW/cd 83.60 W/m
2
 
Green 73.38 mW/cd 233.49 W/m
2
 
Red 54.30 mW/cd 74.04 W/m
2
 
Total 103.87 mW/cd 391.13 W/m
2
 
The power consumed by the higher power LED, running at a lower intensity, is less 
than the appropriately selected LED, and will last longer. The issue with this 
selection is cost. The cost of higher powered LEDs, despite benefits in efficiency and 
life time, far out weight their benefits and are rarely utilised. Another approach is to 
utilise multiple, cheaper, low powered LEDs to create a similar light output, that 
could provide better efficiency [82]. 
 
Figure 7.2 Graph of 1, 2 and 3 green LEDs of different base intensities operating at 
5000nits.  Note that triple LED consumption for LT T67C-S2U1-35 and single LED 












Power Consumed for 5000 nits for 1, 2 and 3 





The efficiency of 2 low powered LEDs (LT T67C-T2V1-35) can be seen to rival that 
of a single higher powered LED (LT E67C-U1V2-35), seen in Figure 7.2. As the 
cost-intensity relationship is not linear, having two low powered LEDs may increase 
the efficiency of the display, without increasing the cost as much as single higher 
powered LED. 
Pricing of all researched and simulated LEDs were not available, however some 
prices were found from OSRAM-OS and compared in Table 7.6. 






Price (AUD)  
@ July 2009 
LB T67C-P2S1-35 56 mcd 224 mcd $      0.390 
LB E67C-R1S2-35 112 mcd 280 mcd $      0.360 
LB E6SG-S2U1-35 224 mcd 560 mcd $      0.406 
LB G6SP-V2BB-35 900 mcd 2800 mcd $      1.320 
LR T67f-T2V2-1 355 mcd 1120 mcd $      0.129 
LR E6SF-V2AB-1 900 mcd 1800 mcd $      0.173 
LR E6SF-AABB-1 1120 mcd 2800 mcd $      0.173 
LT T67C-S2U1-35 224 mcd 560 mcd $      0.407 
LT T67C-S2V1-35 224 mcd 900 mcd $      0.407 
LT T67C-T2V1-35 355 mcd 900 mcd $      0.407 
LT E67C-U1V2-35 450 mcd 1120 mcd $      0.467 
LT E6SB-V2AB-36 900 mcd 1800 mcd $      0.567 
LT G6SP-DADB-35 4500 mcd 7100 mcd $      1.320 
LT G6SP-CBEB-35 3550 mcd 11200 mcd $      1.320 
This highlights the need to examine multiple combinations of LEDs to produce the 
most efficient, and commercially viable display. The factors of efficiency, initial 
cost, and operating cost appear to conflict; the most efficient combinations, having 
the highest initial cost, making them unviable. The best solution, may be to utilise 
multiple LEDs per colour to produce a summative light output, at a reasonable 
efficiency and initial cost.  
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For this model, initial cost prevented the use of multiple or higher efficiency 
selections, and LED choice was based solely on availability and manufacturers 
recommended operating conditions, despite that this research was completed before 
LED choice was made. For future models of this display it is recommended that 
multiple LEDs be selected to increase efficiency and prevent the thermal issues seen 
in Chapter 8. 
The choices made in type, number of and configuration of LEDs also impact the 
efficiency of the driver circuits. 
7.2 Optimisation of the Driver Circuits 
The driver circuits require a potential drop to activate the FET drivers in the chip, 
and to measure the current output for control of the LEDs. This leads to an 
equivalent potential drop of the A6281 driver circuits and LEDs as seen in Figure 
7.3. 
 
Figure 7.3 Maximum LED voltage, and minimum driver voltage used for minimum rail 
voltage calculation 
This is a necessary power loss to actively drive the LEDs to a controlled and uniform 
level. The optimisation of power loss in this section comes from the rail voltage 
selection, number of different voltages available, as well as the ratio of power lost in 












Rail voltages should be selected as close as possible to the minimum turn on voltage 
to minimise the power loss in the driver circuits. To ensure that the LEDs and driver 
are activated fully, a small value should be added to the minimum, plus the ripple in 
the supply voltages due to switched mode converters, plus the variation in the LED 
forward voltage due to changes in temperature and current. [7.3 gives an arithmetic 
sum of these quantities. 
      
                   
 
              
   
 
[7.3] 
For a single rail voltage, this cannot be optimised for all LEDs, as each LED 
(dependent on wavelength) has a unique activation potential. For a single rail 
voltage, the voltage must be the maximum of the three colours, causing significant 
loss in the other two circuits. The availability of 2 or 3 different rail voltages, tuned 
to individual wavelengths, can decrease the power lost at full intensity of the display. 
Table 7.8 shows the power consumed by the driver circuits for 1, 2 and 3 rail 
voltages, based on the previous LED selection. 





Red LEDs 4.71V 8.86mA 
Green LEDs 4.67V 13.76mA 
Blue LEDs 3.23V 120.37mA 
Table 7.8 Power required for single, dual and tri rails for 5000nits 
 
Single Rail at 
4.71V 
Dual Rails at 
4.71V and 3.23V 
Tri Rails at 
4.71V, 4.67V and 
3.23V 
Red LEDs 41.7 mW 41.7 mW 41.7 mW 
Green LEDs 64.8 mW 64.8 mW 64.2 mW 
Blue LEDs 58.3 mW 40.0 mW 40.0 mW 
Total Power 
Consumed 
164.9 mW 146.6 mW 145.9 mW 
  
146 
The difference between power consumed for a single rail voltage, and a dual rail 
voltage is significant, yet the gap between two and three rail voltages is much less. 
The addition of rail voltages implies the addition of switch mode converters 
(considering linear regulators do not contribute to efficiency) which implies 
additional cost. The number of regulators was limited to 2 in this model, as the 
increase in cost for two regulators, was offset by the reduction in power required by 
each converter, and hence the reduction of cost of components. 
The results of Table 7.8 could have been significantly different, if multiple LEDs had 
been selected to represent any or all of the colours, as recommended in Section 6.1. 
The multiple LEDs would of course be driven in series, increasing the required turn 
on potential, however not increasing the required potential across the driver. This 
would result in a decrease in the percentage of power utilised for driving and 
ultimately an increase in efficiency. Multiply connected LEDs of the same colour 
may help to reduce the difference in the turn on potential across the three LED 
colours, negating the need for different output voltages on the board. 
The output capacity of the conversion circuits impacts the selection of components 
for the supplies; larger power output capacity always means larger components and 
cost. In this case, the height of the components above the board was limited to 6mm 
(see Section 9.4), hence a single converter with larger output capacity was not 
practical. 
The output voltage of the converters not only impacts the efficiency of the LED 
drivers, however also impacts the efficiency of the DC-DC conversion circuits. 
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7.3 Power Loss Optimisation of the Conversion 
Circuits 
The necessity to transmit power around the display at high voltages, to prevent 
significant weight added in cable sizes, required conversion to lower voltages for 
efficiency use at the LED face. Most commonly available was high voltage AC 
supplies, delivering this directly to the display would make service of the display 
only accessible to accredited personnel. This was not desirable, instead, the display 
was limited to a maximum of 50V, such that any personnel with some experience 
could work on the display. The information provided to the company at the time was 
incorrectly interpreted as 50V maximum for AC and DC, when the standard was 
examined first hand, the ELV(Extra-Low Voltage) definition of section 1.4.8 
AS4509.1-2009; 
Not exceeding 50 V a.c. or 120 V ripple-free d.c. 
For this model, all parts had been specified at a maximum of 50VDC, and hence the 
supply voltage could not be modified, however in future designs where DC is utilised 
for transmission around the display, a higher potential is recommended. 
A higher potential for transmission, however, affects the efficiency of the DC-DC 
converter circuits, as the difference between input and output voltage increases. Data 
from Allegro Microsystems on the A8498 device utilised in the power conversion, 
shows a significant difference in efficiency between converting 42V to 5V (87% 




Figure 7.4 Efficiency vs. output current for 3V3 and 5V A8498 3A converters 
The highest efficiency point, of DC-DC switch mode converters, occurs as Vout 
approaches Vin. In this application, the output voltage is fixed, and the reduction of 
the input voltage, requires larger currents for similar power delivery, and hence 
larger cables, and/or larger losses in transmission. An expression for power lost in 
the cable, based on screen size, distance from source, and cable dimensions, can be 
found. 
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[7.4] 
A display for a sports field score panel, consists of a minimum of 18 panels, each 
panel drawing 800W, transmitted at 50VDC. This small display draws power from 
the grandstand, requiring 300m cables to pass around the edge of the field. The total 
effective length of the cable is 600m, utilising an AWG OOOO cable of diameter 
11.684mm, and the resistivity of copper as 17.2 nΩm [83], the power lost in the 
cable according to [7.4 is 800W, enough to power an entire display panel. Doubling 
the voltage to 100VDC transmission provides a loss of only 200W in the cable, 
however decreases the efficiency of the DC-DC converters. Granted this display is 
currently consuming 14.4kW, a 4.2% change in the efficiency of the DC-DC 
converters entirely negates the 600W power saving. Due to limitations on the input 
voltage of the A8498 device, the efficiency change of a 100V input could not be 
experimentally determined. 
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The effect of changes in the input voltage on the efficiency of the converters was 
investigated between 10 and 48volts and the results can be found in Appendix E: 
Tabulated Power Supply Testing Results, and seen graphically for selected inputs in 
Figure 7.5. 
 
Figure 7.5 Modified 3V3 voltage converter efficiency vs. output current for multiple 
input voltages 




















Modified 3V3 Voltage Converter Efficiency vs. 
Output Current for Multiple Input Voltages 
Vin = 8.08 V Vin = 15.00 V Vin = 20.00 V
Vin = 30.00 V Vin = 40.00 V Vin = 48.00 V
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Figure 7.6 Maximum efficiency (within 500mA range) vs.input voltage for the modified 
3V3 converter 
The efficiency of the system, however, requires the overall minimisation, of both 
losses in the cable and losses in the DC-DC converters. The efficiency of the DC-DC 
converters can be estimated by [7.5, derived from the least squares method of fitting. 
This model, however, is limited to interpolation and short range extrapolation due to 
the changing behaviour of associated components. 
            
      
[7.5] 
  
  = 0.9026V-0.069 





























Maximum Efficiency (Within 500mA Range) vs. 
Input Voltage for the Modified 3V3 Converter 
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The efficiency of the cable can is derived below, in terms of cable resistance R, and 
power output P. 
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[7.6] 
The overall efficiency of the cable and converters is then expressed as the 
multiplication of the individual efficiencies in [7.7. 
             
   
 
   
             
           
      
  
         
     
   
             
 
[7.7] 
This equation is only valid for this particular conversion circuit and one output 
voltage. This could be analysed further to include the 5V converter, and further 
optimised by finding the minimum of the new weighted sum function. This however 
was not necessary to show the interaction of the DC-DC converter efficiency with 
transmission voltage for long cables. The effect of input voltage on various cases of 
output power and fixed cable resistance of 4.81257m, is plotted in Figure 7.7. 
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Figure 7.7 Combined efficiency of DC-DC supplies and cable vs. input voltage for various 
display power 
As the power output decreases the input voltage which correlates to the highest 
efficiency point decreases. Higher power outputs had not yet reached a maximum 
before the 48V maximum was reached, hence for a higher output power, the 
maximum of 48V is recommended. 
For the specific case of 14.4kW, the efficiency peaked at 44V for an 18 panel 
display, the voltage selection was based on a much larger display, and hence the 
voltage was selected at what was believed to be the maximum permissible with some 
allowable variation, 48V. 
Varying the cable resistance also impacted the system efficiency, as expected, the 





















Combined Efficiency of DC-DC Supplies and Cable 







Figure 7.8 Combined efficiency of DC-DC supplies and cable vs .input voltage for various 
cable resistances 
As the cable resistance decreases, the voltage at which maximum efficiency occurs, 
moves to lower voltages, as the cable resistance becomes less dominant of the 
equation, and the DC-DC converter efficiency becomes more dominant. For double 
the cable area (half the resistance), the voltage that provides the maximum efficiency 
falls to 22V, peaking at 70% efficient, compared to a 44V peak at 67% efficiency for 
the smaller cable. 
It can be concluded from Figure 7.7 and Figure 7.8 that the cable resistance is the 
dominant factor at very low input voltages, while the DC-DC converter efficiency is 
dominant at higher voltages. This relationship requires a balance for maximum 
efficiency, found for this specific case of 14.4kW, cable length of 600m and wire 






















Combined Efficiency of DC-DC Supplies and Cable 






The effect of the DC-DC converter efficiency could also be combined with the PWM 
circuits of the LEDs as suggested by [84] and similar to [85] . Monolithic drivers 
could not be utilised here due to the programmable dynamic range required, hence a 
switched power supply, and independent PWM frequency was utilised. Methods of 
LED use as a bridge rectifier direct from AC sources could not provide the level of 
accuracy required, however have been seen to increase efficiency of the system [86]. 
The evaluation of the DC power supply design and performance is detailed below. 
7.4 Final Design 
The implemented design consisted of two power supplies per 400mm LED board, 
one at 3V3 and one at 5V2. Note that the designs shown in Figure 7.9 and Figure 
7.10 vary from the manufacturers recommended configuration for testing purposes. 
This includes a large RTSET of 100k to allow for a wide range on VIN without 
violation of minimum on-time requirements. The inductors have been reduced and 
switching frequency increased to meet maximum board height requirements, this has 
caused the current ripple in the inductor to exceed the designed output current, see in 
Table 7.9. This manifested as a problem in the 3V3 driver at high currents, explained 
later in this section, and seen in Chapter 6. 









VIN 40V 40V  
Designed Output 
Voltage 
VOUT 3V3 5V  
Designed Output 
Current 











R1 6k04 6k49 




R2 1k87 1k2 
Feedback Voltage VFB 0.8 0.8 
Actual Output 
Voltage 
VO 3.38V 5.13V 
Bias Voltage for 
Internal 
Regulator 
VBias 3.38V 5.13V  
Fixed Off Time 
Set Resistor 
RTSET 100kΩ 100 kΩ           (
           
        
* 
155 
Off Time TOFF 8.81µs 8.3µs 
Inductance L 33µH 10µH 
    
(               )      





Vf 0.55V 0.6V 
DC Inductor 
Resistance 




RDS(on) 1Ω 1Ω 
On Time at full 
load 









    
 




VL(OFF) 4.23V 5.80V   (   )            (  )     
Output Current 
Ripple 
IRipple 1.13A 4.82A         
       
 
 
Ratio of ESR to 
Xc for output 
bulk capacitor 
tan δ 0.12 0.12 
   ( )  
   
  
 
ESR at frequency ESR 0.0855Ω 
0.0852 
Ω 
Ripple Voltage VRipple 0.0966V 0.4100V                     
 
The ripple current, although high, was not expected to cause problems due to the low 
output ESR and very low expected time at full current. The values from Table 7.9 
were implemented as shown in Figure 7.8 and Figure 7.9. 
 




Figure 7.10 Initial 5V switching regulator design around the A8498 buck controller 
The components selected for the device did not take into account the devices ability 
to ‗cycle skip‘ at low loads. The 3V3 regulator, only designed to supply 500mA with 
a Vin:Vout ratio greater than 12:1 was consistently in this mode. The analysis 
performed of the efficiency of the 3V3 regulator (graphed in Figure 7.11) showed 
multiple peaks, indicating the change points in the operation frequency.  
 





















3V3 Voltage Converter Efficiency vs. Output 
Current for Multiple Input Voltages 
Vin = 9.06 V Vin = 15.00 V Vin = 20.00 V
Vin = 30.00 V Vin = 40.00 V Vin = 48.00 V
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The A8498 data sheet specifies that it can skip up to 8 on pulses to prevent loss of 
control of the output drivers. The result was a significantly increased off time, that 
could not be supported by the output capacitors, as seen in Figure 7.12, at only 
250mA the ripple voltage was already 1.3V. 
 
Figure 7.12 3V3 Ripple at 250mA with 10uH Inductor, RTSET = 100k, and Cout = 20uF, 
48V input voltage 
The off time could be reduced by reducing the value of RTSET, however the 
reduction of the off time, meant reduction of the on time for the same power out. 
Reduction of the on time for the internal switching MOSFET meant that it may not 
turn on at all, or lose control of the output. Figure 7.13 specifies the minimum values 
of RTSET for the Vin:Vout ratio. 
 
Figure 7.13 Minimum on-time violation for low values of RTSET [87]  
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RTSET was subsequently reduced to 67k7 from 100k, although not a large change, 
its contribution to the solution should be noted. The inductor was increased from 
33uH to 50uH, and to reduce the DC resistance of the inductor, two 100uH inductors 
were placed in parallel. The ESR of the output capacitance was reduced by placing 4 
electrolytic capacitors in parallel, and the input capacitance was boosted to 200uF. 
The effect of the modifications can be seen in the ripple voltage reduction. 
 
Figure 7.14 Modified 3V3 regulator at 610mA output, 50uH inductor, 250uF output 
capacitance, 67k7 RTSET, 48V input 
Note for the 48V input, the voltage rises sharply when the switch turns on, and 
quickly off again, at a duty cycle of 8.4%. The ripple was seen to be significantly 
less, when the input voltage was only 8.08V, and the duty cycle was over 50%, as 




Figure 7.15 Modified 3V3 regulator at 617mA output, 50uH inductor, 250uF output 
capacitance, 67k7 RTSET, 8.08V input 
Prior to modification the two regulators performed to specification, meeting 
maximum power output requirements and ripple specification, although at times 
exceeding the chip maximums. Despite passing initial testing, the large current ripple 
caused rapid failure of the bulk electrolytic capacitors. The capacitors, specified for 
25mA ripple at 120Hz, for 1000hours, were experiencing over 1A ripple at 100kHz. 
Increased ripple, combined with increased temperature in an enclosed space (see 
Chapter 8 for further temperature rise characteristics) was causing the mean time to 
failure to reduce to around 24hours operation. The falling capacitance amplified the 
problem and continued to degrade the capacitors, until the buck regulators turned off 
due to low bias voltage, and attempted to ‗soft start‘ again.  
The result was the 3V3 power supply (driving only the red LEDs) turning off and on 
with approximately 50% duty cycle. The remaining LEDs, Blue and Green, remained 
stable, resulting in a display that appeared turquoise as it aged. Due to double 
number of LEDs, and LED driver devices on the 5V power supply, it was given 
significantly more capacitance, that required much more time to degrade to the same 
point. The 5V rail also had ceramic capacitors which did not suffer from the same 
frequency and heat degradation that the electrolytic capacitors were susceptible to. 
This provided enough capacitance to maintain a stable 5V, despite failing electrolytic 
capacitors on the rail. 
The regulator design should have been more thoroughly tested with the same 
capacitors and environmental conditions that the real product was subject to. The 
design should not have been compromised for PCB height, or should have been 
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divided into more supply circuits that would not depend on the ability of the device 
to conduct more current than specified during inductor charging. The output tantalum 
capacitors should not have been replaced with electrolytic capacitors for cost saving 
without knowing the temperature range that they would be subject to. 
Due to the instability of the 3V3 regulators, the water seal on 2500 tubes is currently 
being broken to replace 1.6million electrolytic capacitors with X7 tantalum 
capacitors, at nearly double the cost of the original construction. 
7.5 Chapter Conclusions 
LED‘s consume a large percent of the total power of the display and are rarely 
considered as part of a whole system that interacts from the power distribution to the 
LED interface. Choices made at each stage, and limitations imposed, impact the 
efficiency of the entire system, often interacting. Small power savings in the range of 
1W at the LED level become significant when considering all 3million LEDs as part 
of the system, and this deserves investigation for optimisation. This investigation was 
conducted at 3 levels; LED selection and arrangement, driver circuit configuration 
and conversion for transmission. 
LED selection and arrangement examined different ways to select LEDs, and how 
this impacted the cost and efficiency of the system. Due to rising potential levels and 
rising current, all PN junctions become less efficient as the current rises, hence 
higher powered LEDs, run at lower currents produce the highest efficiency. This was 
not a viable solution as the display would lose the ability to produce very low 
intensity images for night time viewing, and could not be commercial viable. The 
most viable solution identified was to utilise multiple, low powered LEDs per colour 
to produce a summative light output, at a reasonable efficiency and initial cost. For 
this model, however, initial cost prevented the use of multiple or higher efficiency 
selections, and LED choice was based solely on availability and manufacturers 
recommended operating conditions. For future models of this display it is 
recommended that multiple LEDs be selected to increase efficiency at this level, and 
the efficiency of the driver circuits. 
Driver circuit configuration concerned the selection of rail voltages required to 
activate LEDs and driver circuits under all load, temperature and degradation 
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situations. The minimum voltage required was identified for a specific LED 
activation voltage, however was seen to be different for all LED colours. It was then 
seen that multiple voltage rails could increase the efficiency, at the cost of multiple 
driver circuits. Due to limitations on the height of the board, large converter circuits 
were not possible and hence two rails were selected, at different voltages. If multiple 
LEDs had been selected to represent any or all of the colours, as recommended in 
LED selection, the voltages selected could have been significantly different. The 
multiple LEDs would of course be driven in series, increasing the required turn on 
potential, however not increasing the required potential across the driver. This results 
in a decrease in the percentage of power utilised for driving and ultimately an 
increase in efficiency. Multiply connected LEDs of the same colour may also help to 
reduce the difference in the turn on potential across the three LED colours, negating 
the need for different output voltages on the board. This was not an option here, as a 
large single converter circuit was not physically possible in the space provided. 
Conversion circuits for transmission dealt with the loss in the relatively long wires 
required for transmission. Due to the requirement of some situations where the power 
source needs to be protected under shelter, and the display possibly hundreds of 
meters away on the far side of a field, the effect of these cables on the efficiency 
becomes important. To minimise the I
2
R loss of the transmission cables in DC, a 
higher potential is required, however a higher potential causes a drop in the 
efficiency of the DC-DC converters. An equation was developed, from experimental 
results, that shows there is an optimum voltage dependent upon power consumption 
and resistance of cable. This equation provided a relatively low transmission voltage 
for small displays, implying that the DC-DC converter efficiency dominates at low 
powers. At higher power consumption, or larger, brighter displays, the transmission 
cable dominated the response, suggesting that the cable resistance at high power 
consumption should be kept to a minimum, and that a high transmission voltage is 
required. The maximum voltage this display is designed to handle is 48VDC, 
however could have been increased to 120VDC (without ripple), to reduce the cable 
loss further, however misinformation regarding the Australian Electrical Standards 
resulted in a sub-optimal choice. Further analysis showed that this was not critical in 
small displays and 48VDC was sufficient. 
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Efficiency is important in any system, however an integrated system approach to 
LED display efficiency reveals that many factors need to be considered and that 
interactions cannot be ignored. As well as the recommendations listed above for each 
level of design, further research is recommended on multiply connected LEDs and 
the effect this arrangement has on system efficiency, specifically the interaction with 
other aspects of the design. The power not transferred into light output from the 
LEDs, driver circuits, and power conversion circuits is converted directly into heat, 
rising the temperature inside the enclosure and potentially damaging the devices. The 
management of this heat is discussed further in Chapter 8. 
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Chapter 8 Thermal Management 
This chapter is concerned with the physical aspects of the project which directly 
impacted heat dissipation. Tube material and shape is first considered as part of the 
solution to overcome thermal issues arising in prototype 1. To understand the role 
that material and shape plays in the dissipation of heat, a thermal model is developed 
and experimentally supported. This model is then used to estimate thermal 
dissipation in other materials and shapes. An examination of the thermal resistance 
from the LEDs is also considered, and further models suggested. 
8.1 Tube Material and Profile 
The clear extruded tube seen in Figure 5.3, used in prototype 1, was not intended for 
a production run. A custom extrusion of polycarbonate, rather than acrylic, was 
expected for future prototypes. Acrylics have advantages over polycarbonates 
including; the addition of a UV stabiliser in the material, rather than applied as a 
surface coating, and acrylics tend to have a higher sheer modulus (tougher) than 
polycarbonates. For the future custom extrusion, a number of plastics were 
investigated, see Appendix F: Materials Table, for details of some properties of the 
materials investigated [88]. 
One of the concerns of the design was the green house effect of the clear 
polycarbonate and its ability to dissipate heat. Little evidence existed for this specific 
case, and the most appropriate and accurate way to gain data on was experimentally. 
Material testing was conducted with two main aims; to verify theoretical temperature 
change models and to estimate the significance of external factors such as sunlight 
and ambient temperature on the internal temperature of the system. 
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8.2 Material Testing – LEXAN SLX 
Materials investigated either; did not state their thermal conductivity coefficient; or 
stated a very similar value to other manufacturers and hence did not factor into the 
prototype material selection decision. LEXAN SLX was selected due to its 
availability. Some appropriate profiles of similar dimension were available from 
manufacturers to examine the temperature rises of this specific application. Two 
types of tests were conducted, designed such that differences due to power, light and 
external factors could be isolated. Part A was conducted as a reference in a controlled 
environment; and in Part B the display was placed in an extreme, yet realistic, 
situation for comparative testing. 
8.2.1 Material Tests Part A – Controlled Environment 
Part A was conducted in a temperature and light controlled office, at 20 C and 
without any other UV or visible light sources. It is noted that humidity alters the 
thermal conductivity of air, however, the tubes were sealed at time of manufacture, 
stabilising the internal humidity and eliminating this as an experimental factor. 
External humidity differences may affect the ability of the material to dissipate to the 
external environment, however the difference is considered negligible. The 
polycarbonate tube profile was approximated as below and subsequently used to 
generate a thermal resistance model used to predict inside ambient temperatures; 
 
Figure 8.1 LEXAN SLX Tube profile showing PCB position and orientation 
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 (over 2m length) 
Thermal Conductivity 0.2115 Wm/m
2
K 
Average Depth 0.002m 
Distance from PCB-Tube Surface 
11.40 over 17mm, 4mm over 17mm, 
0mm over 3.2mm: Average = 7.0376mm 
 Distance from PCB has been used in calculation as this is the primary source 
of heat. 
 Heat dissipation from the PCB is assumed uniform due to the amount of 
copper and distribution of heat generating components. 
 The sensor was attached to surface of the PCB without touching the PCB to 
measure the ambient temperature directly around the PCB. 
 Tubes are assumed long enough that end conditions can be ignored 
 3.5mm is used as on offset for the air difference as the temperature sensor 
could not get closer than 1mm to the board and was 3mm high. 
 Optical power is relative to the current through the LED. In each case, current 
drivers provided 100% of current for 50, 75 and 100% duty cycle conditions. 
Note that current drivers were used to mitigate effects of increasing potential 
drop due to temperature increases at the junction. 
Calculating the temperature difference across the polycarbonate tube extrapolated 
from Table 8.1: 
     
   
    
 
 
                
       
         
 





Calculating the temperature difference across the air to the PCB: 
      
   
    
 
 
                
       
          
 
        
[8.2] 
Note that the same dissipation area is utilised, even though this decreases 
continuously as the profile of the tube surface is pulled towards the PCB surface. The 
actual difference between the maximum (tube surface) and minimum (PCB surface) 
area is negligible and will not be accounted for here. 
This can then be added to the ambient temperature to estimate the temperature at the 
PCB. 
                         
                
        
[8.3] 
This temperature was an acceptable value for the components to operate in and hence 
the practical experiment went ahead. Three tubes, spaced evenly in the 40 tube array 
were fitted with temperature probes, and the intensity of the light output, varied. 
After each change in light intensity, the display was allowed to run for 15 minutes to 
allow stabilisation of the temperature inside the tube. Results obtained were analysed 
and collated in Table 8.2. 
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340 W 510 W 680 W 
Power Consumed /tube 
 
17 W 25.5 W 34 W 
Estimated Temperature 
Rise Over Poly 
Carbonate: 
 
1.04  C 1.56  C 2.08  C 
Estimated Temperature 
Rise Over Air:  
15.01  C 22.51  C 30.02  C 
Estimated Temperature: 
 
36.05  C 44.07  C 52.10  C 
Measured Temperatures 
 Tube No. 
10 
10.90  C 15.00  C 20.50  C 
Tube No. 
20 
14.40  C 18.50  C 23.60  C 
Tube No. 
30 
10.10  C 18.10  C 20.70  C 
Average Rise 
 
11.80  C 17.20  C 21.60  C 
Average Temperature 
 
32.87  C 38.27  C 42.67  C 
Difference to Model 
 
-3.18  C -5.81  C -9.43  C 
Percent Error 
 
9.6% 15.2% 22.1% 
 
A moderate increase in the temperature as the optical power is increased is observed. 
Note that the electrical power input does not follow optical power in a linear 
relationship; this is attributed to the changing efficiencies of the LEDs and driver 
circuits, as well as increasing efficiency in the buck switch mode power supplies; as 
the average output current is increased. 
It can be see that the error between the predicted temperatures and the measure 
temperature rise over air increases with increasing power throughput. Small increases 
in temperature were still being observed after 15 minutes settling time, and if 
allowed to stabilise over a much longer period of time may have minimised this 
difference, however it can be seen that the error is almost proportional to the input 
power and this could suggest one or more incorrect model parameters. 
If the air and plastic housing could be replaced by a single, homogenous material, an 




Figure 8.2 Calculated averaged thermal conductivity constant for a theoretical 
thermally homogeneous material 
Calculating a homogenous material conductivity constant for the three points 
averaged from three tubes shows a slight increase as optical power increases. This 
would explain the increased percentage error in the predicted temperatures, as the 
model assumes a constant thermal conductivity constant. 
It can be seen that materials (especially gasses such as air) increase their thermal 
conductivity constant over increasing temperature ranges due to increased collisions 
per second [89]; i.e. increased opportunities to transfer energy. It can be seen that air 
only increases by 0.002 W/mK over a 20 degree temperature range, and can account 
for 25% of this difference. With compensation for changing thermal coefficients for 
air as the temperature increases, it can be seen that the model can predict the 
temperature within 10% of the measured values. 
Ten percent error is within accepted experimental error for the experiment technique 
and is considered to have supported the method of prediction developed. Due to the 
increasing error, it will be limited to rises less than 20K above ambient. This model 















































Calculated Averaged Thermal Conductivity 
Constant for a Theoretical Thermally 
Homogeneous Material 
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The purpose of material testing, however, was to assess the level of trapped energy 
(as heat) in the system from external sources. This required a more realistic outdoor 
operating environment. 
8.2.2 Material Tests Part B – Outdoor Environment 
The first test was conducted in a temperature and light controlled room. The second 
part will assess the heat increase due to inward radiated heat. 
It is hypothesised that an offset corresponding to the amount of heat being generated 
by light passing through the surface of the tube and rising the temperature inside the 
tube, will be observed. 
The same three tubes were utilised, with the sensors in the same places. The tubes 
were moved to a full sun position between the hours of 1-3pm, 27° 32' 0" South, 
152° 53' 0" East with the temperature sensor facing west. The following 
measurements were taken; 









41.50  C 50.90  C 77.10  C 
40.50  C 55.10  C 80.40  C 
38.70  C 58.80  C 75.20  C 
Maximum Temperature 41.50  C 58.80  C 80.40  C 
Maximum Rise (Above 
32 C) 
9.5  C 26.8  C 48.4  C 
Difference to Previous 
Average Temperature 
8.63  C 20.5  C 37.73 C 
Total Percentage Increase 29.7% 83.8% 151.25% 
 
The ambient temperature, measured outside the tubes, was seen to be 32ºC. Without 
applying power to the tubes, the temperature rose inside the tubes to a maximum of 
9.5 C above ambient. As power was applied, it was noted that the time taken to settle 
was significantly longer than previous tests, taking at least 20 minutes before a stable 
reading was obtained.  
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It can be seen that the offset of 9.5 C was not maintained. The difference rose to 
26.8 C and then to 48.4 C as the power increased to 100% output. This increase was 
not predicted, however can be attributed to a number of factors related to the amount 
of power the system had to dissipate. 
1. Increase in power to dissipate due to decrease in efficiency of LEDs as 
temperature rose, causing current drivers to overcome higher potentials to drive 
the same currents. 
2. Increase in power to dissipate due to decrease in efficiency of the switch mode 
power supplies as temperature of capacitors, inductors and diodes increased. 
3. Increase in power to dissipate due to increasing resistance in current drivers as 
temperature increases 
The power input should have been recorded with these values to validate these 
reasons, however at the time, was assumed to be the same electrical power input as 
the previous experiment, and hence neglected. Despite the lack of appropriate data 
here, it can be seen that some greenhouse effect is taking place to increase the 
temperature well above what was recorded due to electrical power dissipation. 
8.2.3 Test Conclusions 
Tests in a controlled environment show manageable and predictable temperature 
increases due to dissipated electrical power in LEDs and support components. With 
some modification for changing thermal constants due to temperature increases, the 
generated model of the system was appropriate and could predict the temperature 
increase within 10% of experimental results. 
Tests in the wider environment showed almost 60% increase in temperature recorded 
at 100% optical power in the afternoon sun, causing temperatures well above the 
operating characteristics of most components. The absorbed heat from the UV and 
visible radiation works not only to increase the temperature, however to exacerbate 
the effects of temperature increases due to electrical power dissipation. It is clear that 
although a clear polycarbonate tube offers a cheap, lightweight, visibly minimalistic 
solution it is not appropriate in all environmental conditions. 
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8.3 Tube Material Options 
The internal operating temperature, in all operating environments, is a critical 
quantity. The internal components must remain below rated temperatures for 
longevity of LEDs, stability, and efficiency of the system. The most heat appears to 
be generated by inward radiation converted to heat and trapped inside the current 
polycarbonate tube, shown in the experiments of section 8.2.1. Tube material was 
identified as a significant contributing factor to this effect. Alternatives investigated 
to replace the polycarbonate tube are detailed with relevant thermal and density 
information in Figure 8.3. 
 



































Note that to maintain the minimalistic weight, the density of the materials has also 
been plotted. It can be seen that copper provides the highest thermal conductivity 
constant, above aluminium and well above Lexan SLX. A high conductivity constant 
translates into a lower temperature difference over the material for the same amount 
of dissipated power. Assuming a constant power provided from inward radiated heat, 
and a constant power due to electrical resistance, then copper would provide an 
inside operating temperature well below Lexan SLX. Copper, however, is not 
transparent, and holes would need to be provided to allow LED light to be visible 
externally. 
All materials show a significant increase in thermal conductivity constant, often 
associated with the density of a material. The high density materials are contradictory 
to finding a ―light weight‖ solution. Advantage in higher density materials would 
only be sought if the ratio of thermal conductivity to density of the material proves 
significantly higher than the selected acrylic, Lexan SLX. 
 









Aluminium Copper Mild Steel Stainless Steel
430
LEXAN SLX
Ratio of Thermal Conductivity Constant to Density 
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Figure 8.4 plots the ratio of thermal conductivity to density for investigated 
materials. Despite the low density of Lexan SLX, its proportionally low thermal 
conductivity constant means the ratio of the two is the lowest of materials 
investigated, just behind stainless steel. It can also be seen that although copper has a 
high thermal conductivity constant, its high density places it behind aluminium in the 
graph. The clear choice is aluminium, as this has the highest ratio of thermal 
conductivity to density, implying that for the increased proportion of weight, a much 
larger proportional increase in thermal conductivity is gained. 
8.3.1 Aluminium as a Tube Material 
Aluminium, in its most common form, is opaque, and will require holes to allow 
diode emitted light to transfer through the material. Aluminium, however, has the 
potential to store and transfer larger amounts of heat without significant temperature 
rises and makes it an ideal heat sinking material. This non-transparent property could 
provide further advantage when examining the trapped heat characteristics observed 
in the transparent acrylic. The effect of reflective and non-reflective surface coatings 
will now play a larger role in the transformation of this energy. 
Aluminium is a commonly extruded material with excellent dimensional accuracy 
due to its higher extrusion temperature than plastic and lower viscosity at high 
temperatures, which could eliminate the difficulty currently experienced in PCB 
insertion. To take full advantage of the tolerance of the profile, and to minimise the 
thermal resistance, the PCB will be located directly against the inside aluminium 
profile. 
The strength of aluminium will help to outweigh the relatively high density of the 
material (compared to LEXAN) by utilising a thinner extrusion profile. In contrast, 
due to the extrusion pressure of aluminium, creation of single hollow sections are not 
recommended, rather two semi closed c-sections are advised, suggesting two parts 
need to be manufactured. The cost of the bulk aluminium and the aluminium 









Meter of bulk 
material (AUD) 
Price per square meter 
(at 20mm) not including 
tool up (AUD) 










$1500 $2.20 /l.m (Back) 
Aluminium 
(Australian Made) 




$1500 $4.10 /l.m (Back) 
 
Although the aluminium price (formed in Australia and China) is high compared to 
the LEXAN SLX, the reduction of the inside temperature through better heat 
dissipation is of high priority. The increased cost contradicts the commercial aims of 
the project, however is considered a necessity to create an electrically stable, high 
intensity display. 
8.3.2 Material Selection and Conclusions 
Aluminium was selected as a replacement tube material, being both opaque and 
having a high thermal conductivity constant (55W/K-m), it will minimise the green 
house effect, and increase the power dissipation capacity of the tube, without 
increase in internal temperature. Although its density is much higher than previously 
selected materials, the strength of aluminium, combined with careful profile design 
may provide a similar profile weight per lineal meter when compared with previous 
plastic technology. 
The price of higher thermal conductivity is significantly increased production and 
raw material cost, potentially over 20 times the cost of the plastic solution. It is 
anticipated that this will come down with larger production runs, considering the 
tooling cost is only applicable once. Management decided that this was a necessary 
cost and the change to an aluminium profile was made in July 2008. 
Aluminium, however, is electrically, as well as thermally, conductive and cannot 
make electrical contact to exposed vias on the PCB. To maintain the benefits of 
thermal conductivity of the aluminium, a non-conductive, inert substance must be 
utilised to separate the interface.  
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8.4 Thermal Coupling 
To prevent electrical shorts between PCB vias, an isolating coating such as ‗solder 
resist‘ could be utilised, however this does not protect protruding solder joints on 
LEDs, or other components, from touching the aluminium, nor provide thermal 
conductivity from the copper PCB layers to the aluminium. Bulk isolating materials 
such as gasses and oils were investigated to fill this space and provide a low 
resistance thermal couple to the aluminium casing. Some interesting materials are 
shown in Figure 8.5 below. 
 
Figure 8.5 Thermal conductivity for non-electrically conductive materials [90] 
It can be seen that there is some gain in filling the tubes with machine oil, which is 
more than 3 times thermally conductive than air, however a similar increase could be 
gained from helium which would decrease the overall density (and ultimately 
weight) of the product compared to air. Machine oil could not be used to submerge 
the LEDs for visual reasons, and some concerns exist for the degradation of plastic 
components when saturated in machine oil for long periods. Helium would slowly 
diffuse with the outside air over time and lose its thermally conductive properties. 
None of these materials are in the same order of magnitude as the thermal 
conductivity of aluminium and would not utilise the full potential of the aluminium 































Thermal Conductivity for  
Electical Insulation Materials 
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As a common heat sink material, aluminium must often be electrically isolated, yet 
thermally coupled to high power electronics. The most common solution is to utilise 
a form of electrically isolating thermal paste. This is not appropriate in this case, due 
to manufacturing time required in application, however similar thermal management 
solutions were investigated, some of which can be seen in Appendix G: Thermally 
Conductive Materials. 
The effectiveness of these materials can be seen by plotting their thermal 
conductivity relative to air. 
 
Figure 8.6 Thermal conductivity of thermal transfer materials 
compared to air [91][90][92] 
These materials can offer some benefit in reducing the temperature difference 
between PCB and the aluminium housing. To model this, the experimental model 





























Thermal Conductivity of Thermal Transfer 
Materials Compared to Air 
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The aluminium extrusion is idealised as below; 
 
Figure 8.7 Idealised aluminium extrusion with VO Soft Gap Pad coupling material 
installed 
Table 8.5 Properties of the Idealised aluminium extrusion with VO Soft Gap Pad 
Property Value 
Surface Area of Aluminium 0.16m
2
 (over 2m length) 
Thermal Conductivity of Aluminium 78.58 Wm/m
2
K 
Depth of Aluminium to Ambient 0.002m 
Surface Area of Thermagap 574 0.008m
2 
(over 2m length) 





Depth of Thermagap 574 to 
Aluminium 
1.02mm (width of 0.02‘ Thermagap 574) 
 
 The model has been corrected for the area of PCB contacting the Thermagap 
574 (0.008m
2
), which is recognised to be dissimilar to the area of dissipation 
of the Aluminium 
 All other areas contacting the air have been assumed infinite thermal 
resistance 
 It is assumed the inside surface of the Aluminium is the same temperature 
and no effect due to localisation of GapPad connection exists. This is a fair 
assumption granted the low thermal resistivity of the bulk aluminium. 
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Using these assumptions and values, the following temperature rises are predicted; 
Table 8.6 Theoretical temperature rises with aluminium tube and VO Soft 









Rise Over Aluminum:  
(x = 2mm,  




0.0027  C 0.0041  C 0.0054  C 
Estimated Temperature 
Rise Over Therm-a-gap 
574: 
(x = 1.02mm,  




1.8063  C 2.7094  C 3.6125  C 
Estimated Temperature: 21.81  C 22.71  C 23.62  C 
Previously Estimated 
Temperature: 
36.05  C 44.07  C 52.10  C 
 
The model utilised to predict the previously estimated temperatures proved 
acceptable, and is extrapolated for this case. The values are representative of the 
temperature rises that would be observed with an aluminium profile. 
It is also noted that the thermal conductivity of gap filling materials can be dependent 
on applied pressure. High performance Therm-a-Gap 974, G974 and 976 achieve 
thermal conductivity coefficients of 3-6W/m-K at 50psi (345kPa) [92]. 
Unfortunately in the interest of cost, high performance thermal conductivity 
materials (AUD2583.33/m
2
, 3W/m-K) [92] were abandoned for VOSoft GapPad 
(AUD562.00/m
2
)[93] with a thermal conductivity constant of 0.8W/m-K. It is noted 
that this is significantly better than air (AUD0.00, 0.0256W/m-K), however further 
increases in performance could be achieved with higher thermal conductivity 
materials. These applications may include high intensity/low resolution displays 
requiring higher power LEDs, and ultimately high power dissipation. 
8.4.1 Thermal Coupling Conclusions 
The cost of the thermal pad addition increases the cost of the product, however 
makes full utilisation of the aluminium casing (also costing extra) to dissipate heat to 
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the surroundings, ultimately prolonging the life and ultimate reliability of the 
product. 
The internal thermal resistance of the product has been revised with a modification of 
material and coupling techniques, however the ability of the material to dissipate to 
ambient also depends on the surface coating, shape and area of the heat sink, exposed 
to ambient. 
8.5 Other Thermal Considerations 
The change to aluminium and the addition of high performance coupling material 
between the PCB aluminium suggest further utilisation of the aluminium bulk to 
dissipate heat. The generated temperature rises shown in Table 8.6 assume the 
surface area of the aluminium to be 0.16m
2
, however this could easily be doubled, or 
tripled by the use of multiple fins, protrusions, or patterned surface finishes. The 
performance of the tube to dissipate energy could be further exploited by the use of 
surface coatings such as black anodisation. 
The chain of temperature drops can be seen as a series connected thermal resistance 
circuits, where the following junctions can be identified; 
 
Figure 8.8 Identification of thermal resistances in the equivalent circuit from the LED 
junction to ambient [94] 
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This is further complicated by the enclosure around the LEDs before reaching true 
ambient. The thermal resistance of the enclosure can be modelled as [95]; 
       




This can then be included in the simplified thermal resistance model of the LED to 
ambient path; 
 
Figure 8.9 Simplified LED resistance to ambient path using equivalent series thermal 
resistance 
The thermal resistances can be utilised to express the junction temperature in terms 
of the power dissipated, as in [8.5] [95]. 
       (     (             ))            
[8.5] 
This rise is further exacerbated by the power density of the board. The rise in 
temperature due to density of LEDs (extrapolated to all electronic components) can 
be estimated according to Figure 8.10. 
  
= 




Figure 8.10 Additional temperature rise due to convection and radiation of densely 
populated PCBs 
This rise is additive to the junction temperature, such that [8.5] can be formed into an 
expression for junction temperature including rise due to board density: 
       (     (             ))                
[8.6] 
The only unknown quantity in this equation, (outside of the junction temperature) is 
the thermal resistance from the solder joint to ambient, RthS-A. This resistance 
depends on the PCB material, area and number of cathode pads, number of layers in 
the PCB, thickness of copper per layer, and thickness of the internal substrate. It is 
recommended that an experimental method be utilised for calculation of this thermal 
resistance. It is sufficient for this section to calculate a ‗minimum‘ temperature rise 
in the system and hence can be omitted here. Although this resistance is not 
insignificant, the overall rise in the temperature of the components is not primarily 
due to the power dissipated electronically. Experimental results show that the 




The junction temperature cannot be expressed alone by this equation, and hence has 
been modified to a minimum rise in temperature due to electronic power dissipation, 
neglecting the PCB thermal resistance, and adding the thermal resistance of the 
thermal transfer material utilised, VO Soft Gap Pad; 
   
  (           )                                  
[8.7] 
In combination with newtons cooling laws, utilised to describe the thermal resistance 
of the enclosure, [8.7] can be used to predict temperature rise of the LED junction 
due to the power dissipated in the tube. The rise due to the power dissipated in the 
LED package itself can be found using the power of the LED and the thermal 
resistance quoted in the manufacturer data sheet. The rise due to the interface 
between the PCB and the aluminium can be found knowing the thermal resistance of 
the Gap Pad, the area that it covers and the total power it must dissipate from the 
PCB. The rise due to the density on the PCB can be estimated using OSRAM‘s 
experimentally determined chart based on power dissipation per mm
2
. Finally the 
thermal resistance of the enclosure can be found using Section 8.5 of this report and 
can be used to find the rise in the internal ambient temperature due to the entire 
power dissipated in the enclosure, in this case, the tube. Summing these terms 
estimates the junction temperature of the LED for the specific LAADtech case and 
can be utilised to determine viability of thermal solutions and areas for improvement 
in future designs. 
8.6 Alternate Solution 
Sealing the tube profile, both at the ends and now longitudinally (due to two separate 
aluminium extrusions as suggested in Section 8.3) has continued to play a role in the 
viability of the solution. A tangential solution investigated, and found not suitable, is 
the use of Al-Back (Aluminium substrate) PCB‘s. The aluminium substrate would be 
over moulded with polycarbonate or acrylic in a specialised process that would result 
in a longitudinally sealed tube, similar to a complete plastic extrusion, with the 
benefit of being able to expose the aluminium backing to ambient temperature. An 
example profile can be seen in Figure 8.11. 
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Figure 8.11 Aluminium backed, over moulded PCB not found to be viable at this stage of 
development 
This was not developed for the following reasons; 
 Although FR4 material PCBs could be attached to larger aluminium pieces 
via pressure sensitive adhesives, the maximum length of the board press was 
less than 1m, significantly short of the 2m target. 
 Concerns were raised over the heating of electronics during the co-extrusion 
process 
 The process could not be researched and designed to be commercially viable 
in the time frame required, however indications suggest that once perfected, 
this technique could be commercially viable for many types of electrical 
devices. 
Other potential solutions included the use of an attached heat sink, outside of a 
plastic extrusion. This would be thermally attached to the PCBs via aluminium 





Figure 8.12 Aluminium heat sink attached via screws through to the PCB not viable at 
this stage of development 
This concept was not developed further due to manufacturability and its failure to 
provide an adequate heat sink in preliminary theoretical calculations. 
The thermal models developed in Section 8.1, which, in theory, dissipate sufficient 
amounts of heat without significant temperature rise, assumes that the tube itself is a 
sealed environment, in no way open to the outside ambient temperatures. As 
suggested earlier, due to opaque properties of common aluminium, some of the 
profile must be removed, to allow the transmission of diode emitted light outside the 
housing. This intrusion must then be sealed from the weather to maintain the 
viability of the ‗outdoor‘ display. The most viable technique investigated involved a 
secondary process of ‗punching‘ the aluminium surface to reveal the LEDs, and then 
sealing with a transparent film, as can be seen in early investigative drawings of the 




Figure 8.13 Early investigative drawings of the concept of sealing the two aluminium 
profiles with a clear adhesive film, referred to in the figure as ‘membrane’ 
The design of the aluminium would continue to evolve from this sketch, eventually 
opting for a design which was symmetrical about the mid-horizontal plane to fulfil 
requirements set out by the LED pattern detailed in Section 6.2. This mid-plane 
symmetry would mean features such as the top overlap, and the lower ‗drip beads‘ 
would be removed, and with it, some protection from water ingress. As a result, the 
membrane was continued around the top and bottom of the aluminium to seal not 
only the punched holes in the front extrusion, however also the join between the front 
and back aluminium. The membrane utilised was ‗printed‘ to achieve the matt/gloss 
combination suggested in Section 6.3. 
8.7 Construction 
The first and second prototype, although well planned and tested, did not present 
many problems, until final construction. These problems affected visual, thermal and 
weather proofing attributes of the final display, however only thermal and weather 
proofing issues are dealt with here. Problems were categorised into three areas; 
membrane application, tube access and end caps. 
Drip beads 
Help to utilise properties of   
surface tension in water to cause surface liquid 
to bead and drip away from points of ingress 
Top overlap 
Prevents surface water run in 
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8.7.1 Membrane Application 
The membrane required to seal the aluminium prototype, had not previously been 
tested on the polycarbonate prototype, and some unforseen issues regarding 
application arose at the time of manufacture. These issues include; 
 ‗Bubbling‘ on the surface and sides due to memory in the membrane 
 Lifting of the membrane in the corners due to poor adhesion and again, the 
memory in the membrane 
 Printing and alignment issues 
Air pockets located between the tube and membrane potentially expose the tube 
electronics to the elements at the edge of the membrane and can lead to further 
removal of the membrane during handling. Figure 8.14 shows the type of lifting and 
bubbling that was occurring in the tubes, often well after the membrane was fitted. 
The cause for this was identified as incorrect application of pressure during adhesion, 
and potentially contaminants on the corners of the adhesive due to the manual 
process of separation from adhesive backing. Other causes suggested include an 
incorrect thickness in adhesive for the membrane thickness, resulting in the 
membrane returning to its unfolded shape after long periods of time. Several 
processes were tried here, all particularly labour intensive and none of which resulted 
in a stable, acceptable long term outcome. 
 
Figure 8.14 Lifting membrane on side of tube, bubbling visible on tube front due to 
‘memory’ effect of the membrane  
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The membrane was wrapped around the corners, using the area of the sides to ensure 
a seal was made around the holes punched for the LEDs. Without this side are, there 
was only a 3mm adhesive distance between the electronics and the elements. Despite 
this relatively small distance 3M assured that the adhesive was rated for this purpose, 
and when applied correctly, would provide sufficient seal. Testing of the seal created 
on the tubes was not performed due to visually identifiable gaps in the seal. 
To prevent the air pockets observed due to memory and adhesion problems, the 
membrane was not wrapped around the front three sides, simply applied to the front. 
It was seen that the issues arising from forcing the membrane around a 90 degree 
bend, were more significant than that posed by not wrapping around the sides.  
To achieve a black front, with transparent LED areas, the membrane was printed, 
however the alignment of the printing over a 400mm strip was not as accurate as 
what the manufacturer specified causing visual impairment of the LEDs when 
viewed off-axis. The effect of this can be viewed in Section 6.4. This had no bearing 
on its weather proofing or thermal transfer. 
Sealing issues between the front and back halves of the aluminium were solved with 
the use of automobile pin striping, which will run the entire length of every tube, top 
and bottom. The cost of the pin striping is $0.60/m and is approximately 3mm wide. 




Figure 8.15 Photo of tube with new gloss membrane and black pin striping along length 
of tube 
This new membrane, however, does not provide the matt black finish recommended 
in Section 6.3, rather a full gloss finish across the display surface. The thermal and 
visual properties of this coating are yet to be fully tested. At the time of completion 
of this report, the display was undergoing a re-fit of the new membrane and black 
aluminium for further testing. 
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8.7.2 Tube Access 
Although the tube concept provided minimal opportunity for ingress of dust and 
water, it meant that the only access point was the tube ends. An ‗off the shelf‘ plastic 
extrusion with poor internal dimensional tolerance (used for preliminary prototypes) 
became increasingly difficult to insert printed circuit boards over the 2 meter length 
of the tube. The PC boards were of high tolerance width, however to provide 
alignment in the tube, were fitted with high density foam backs, to force the LEDs to 
the front of the tube, as can be seen in the assembly photos in Table 5.1. 
It should be noted that the foam standoffs were a temporary solution to provide a 
base for testing and prototyping, as at the time a custom profile had not been 
investigated. 
Inserting the PCBs from the tube ends placed unnecessary stress on the PCBs as 
pressure was applied longitudinally to push boards into tubes, at times with large 
amounts of force. Although few PCBS were damaged immediately, it was difficult to 
assess in the short term, what the long term degradation effects on the PCB would be. 
Monitoring of these boards post production shows a great number were suffering 
from dry and cracked solder joints, especially on the 4 pin signal connectors. This is 
an area that has required constant attention. 
This cause of this issue has been solved inadvertently with the introduction of 
aluminium members, now created in two halves, placing no stress on the PCB‘s 
during the assembly process. No dry or cracked solder joints have been found in the 
new design after 1 year of operation, despite the increase in density of the connector 
pins. 
8.7.3 End Caps 
End caps were prototyped out of a rigid rubberised material to provide an 
interference fit with the internal surface of the tube. The force required to compress 
the material was severely underestimated and some material had to be removed with 
a pen knife to fit the end caps. The material became very rigid in thick profiles and 
could not provide the flexibility to seal with the inside surface of the tubes. 
Conversely, it was also seen that some caps ‗dropped‘ into the tube ends without any 
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required force. The large tolerance seen on the inside surface of the polycarbonate 
tubes, combined with large tolerances in the end caps provided large variances in fits. 
The manufacturer noted that small changes in the setting temperature of the material 
provided large differences in final dimensions when using thick profiles. 
Although the end caps were built using a rapid tooling technique, the material and 
tolerance would not be significantly different in the final product. A new material 
and new design would need to be selected if this type of cap was to be utilised. 
The change to aluminium tubes, provided structure strength for the location of an end 
cap with fixing devices such as screws. The end caps in the second prototype have 
been fastened with two screws into the rear of the aluminium extrusion, sealing a 
small rubber seal to the end of the aluminium. The constituent parts of this seal can 
be seen in Figure 8.16. 
 
Figure 8.16 End cap assembly parts 
With this modification to non-recessed end caps, it was seen that the final length of 
the tube depended significantly on the assembly process. Although the two self 
tappet screws provided significant strength in the seal at the end of the tube, the 
alignment proved difficult to maintain perpendicular to the face of the end of the 
tube. Small mis-alignments in the screw caused large errors in the end cap 
positioning, resulting in many tubes significantly over 2m in length, and unable to be 
mated with other display panels in the horizontal direction without significant gap. 
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The result of the poor tolerance in tube length can be seen visually in Section 6.4, 
however had no bearing on the weather proofing or thermal properties of the display. 
The visual effect is unacceptable in large display applications, and future models will 
include a recessed end cap, possibly with some routing performed on the ends to 
ensure tighter tolerances. Significant recess may not be possible due to the PCBs 
supporting the LEDs inside the tube, however some modification can provide 
slightly more area. The screw‘s provided a significantly more reliable seal than 
pressure alone, and will most likely be utilised again in some form.  
8.8 Chapter Conclusions 
Appropriate management of the heat generated within the product plays an important 
role in the LED life time and stability of the electronic devices on the PC boards. The 
greenhouse effect observed in the first prototype has been examined, modelled and 
addressed with an aluminium profile. The model was shown to predict temperature 
rises in a polycarbonate tube to an acceptable level of accuracy, granted the precision 
of the method employed. To aid the transfer of energy from the PCB to ambient, a 
‗gap pad‘ was introduced and pressure fitted between the PCB and aluminium. The 
cost of the thermal pad addition and the change to an aluminium profile has 
significantly increased the cost of the product, however was considered a necessary 
modification to prolonging the life and quality of the LEDs and reliability of the 
product. Further modifications to increase the capacity of the housing to dissipate 
energy would include the addition of cooling fins, or surface treatments to the profile 
to increase the surface area and coupling with the environment. 
The effectiveness of the thermal management solution can be quantified by the 
change in the resistance of the LED junction to ambient and the effect on the junction 
temperature. A thermal resistance model is developed, however the complexity of the 
green house effect on the PCB makes it difficult to quantify. An examination of the 
model reveals that a reduction in the power input, increase in the thermal resistance 
between the input and LED junction, and decrease in resistance between the LED 
junction and ambient path all contribute to lower junction temperature. This confirms 
the material and configuration choices made in response to the first prototype. 
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The problems faced with construction of the first prototype have been addressed with 
modification of profile and sealing, however new problems have arisen. Application 
of the sealing membrane to achieve a weather proof seal is difficult and memory 
effect in the membrane is causing issues even after a seal is achieved. Tube access is 
no longer a problem with two part aluminium extrusion and the end caps now form a 
complete seal. In future models, the membrane has been modified to only cover the 
front of the display, removing the memory effect. It is recommended that the end 
caps continue to be screwed down, however in future should be recessed to avoid 
visual issues. 
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Chapter 9 Physical Display Structure 
The physical arrangement of the display is a significant part of the novelty of the 
product. Traditional LED displays are formed in non-transparent blocks that do not 
provide the flexibility of reconfigurable tubes can. This section details the current 
fixed display structure, a novel way to create a dynamic pitch display that can double 
as a rapid deployment system for very large back drop displays and unique way to 
deliver power and signal to a display for rapid reconfiguration and repair via 
induction. 
9.1 Current Fixed Display Structure 
Previous work left a legacy of design intentions made prior to any physical 
construction work. These intentions were to utilise a polycarbonate extrusion to fulfil 
the below design requirements [44]; 
1. Minimal impact to the underlying structure 
 The use of the display on the surface of large structures implies that 
the display may cover places of work, or similar, where the screen 
will directly interrupt a major light source. 
2. Minimisation of weight 
 Transportation and suspension mechanism will rely heavily on the 
weight they must support. Small reductions in weight at the design 
phase multiple to large reductions across a full matrix. 
3. Protect electronic equipment from harsh environmental conditions 
 One of the reasons for the change to the tube format was to increase 
the environmental stability of the design. 
4. Manufacturability for mass production 
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 Large numbers of tubes will be produced and hence ease of 
manufacturability is essential in ensuring lower cost. 
5. Provide shade for LED lenses 
 Sunlight falling on LEDs is focussed by the optical properties in the 
built in lenses and directed in the same direction as competing diode 
emitted light. 
6. Customisable angle 
 To adapt the viewable area of a fixed angle LED dispersion screen. 
These design intents led to a custom polycarbonate tube design, which could rotate 
about an axis to provide minimal impact to building residents as well as shading the 
LED lenses. An example side profile is shown below; 
 
Figure 9.1 Custom PC extrusion shape rotating through fully open-fully closed 
position [77] 
This was initially designed to minimise impact on office windows that the display 
would be covering, as shown in Figure 9.2. 
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Figure 9.2 Copyright Lanyon Design 2006: semitransparent display outside office 
building 
Low mass was required to hang display from non-structural features such as roof 
ramparts. Flexibility was required such that it could be stored as a roll for ease of 




Figure 9.3 Copyright Lanyon Design 2006: flexibility of display required for roll 
deployment and transportation 
A shift in the utilisation of the display due to a changing market place altered which 
features were more critical to the final product. This forced a reassessment of the 
design intentions, the following modifications were made: 
1. Minimal impact to the underlying structure 
 The use of the display in applications where light transfer to the 
background surface is critical will now only form a small percent of 
the total market possibility and subsequently the impact of the display 
on the posterior surface is now less critical. 
2. Minimisation of weight 
 Weight is still a critical feature, however it can be seen that operation 
and cooling of the electronics is more important and this may impact 
the weight negatively. 
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3. Protect electronic equipment from harsh environmental conditions 
 Protection of the electronics was more complex than previously 
estimated and although an environment had been created which 
protected from moisture and particulate build up, it failed to properly 
assess the microclimate created by the clear tube. 
4. Manufacturability for mass production 
 Cost of the display has become more critical and new costs had been 
identified, such as hand assembly of boards and tubes, storage, and 
logistics.  
5. Provide shade for LED lenses 
 LED lenses have been removed from the new LED package and hence 
this is no longer a feature of the design 
6. Customisable angle 
 Due to LEDs not having a lens, the dispersion angle is much wider 
and this is no longer necessary. 
The tube profile was able to be minimised through the use of aluminium as both heat 
dissipating, and structural members. The rigidity of the aluminium compared to poly 
carbonate negated the need for very wide, or circular formed members. Although full 
advantage of the aluminium housing was not taken, flanges on the rear of the tube, 
utilised to support the specialised ‗T-nut‘, provided extra longitudinal rigidity, and 
some thermal benefit. 
The requirement to flex, for deployment and storage, was no longer required, as the 
application was now a single rigid display that would not be re-deployed. The ribbon 
cable used for connection in the initial prototype was now unnecessary, replaced by a 
rigid PCB connection to the rear of the tubes, eliminating the need for differential 
drivers (explained later in Section 10.3). This allowed the segment controller housing 
to form part of the structural integrity of the display, as well as the electrical 




The ability of the display to ‗flex‘ within segments was now lost, however the 
structural requirements and manufacturing steps had been significantly reduced. 
Although a flexible display could have been utilised in the application, the rigid path 
was taken primarily to reduce the risk of the project. The rapid prototype of the 
segment controller and final assemblies can be seen in Figure 9.4. 
 
Figure 9.4 Plastic RPT part of segment controller housing. The door slot shown on left 




Figure 9.5 First aluminium part from mould, with plastic back and rubber seals for 
tubes. Tongue grooves were allowed in housing to attach directly to tubes 
 
Figure 9.6 Painted (black) and assembled (with door, seal and PCB) segment controller 




Figure 9.7 Segment controller housings formed part of the display structure, physically 
and electrically attaching tubes via t-nuts, slotted and bolted into the tongue grooves 
provided in the casting 
The most important design intentions for this prototype could be more simply listed 
under two headings, manufacturable and reliable. This included timely mould and die 
creation, sourcing of parts and construction with available tools for manufacturing; 
protection of electronic components, continuous electrical connection and safety for 
reliability. 
Tooling for the aluminium extrusions and segment controller housing was by far the 
most expensive and time consuming, the die and mould taking 10 weeks each for 
creation and finishing. Both tools were able to produce many more parts than could 
be utilised in the next ten years by the company, in retrospect, it may have been more 
cost effective to choose a rapid tooling technique that could only supply a fraction of 
the number of parts. Construction and manufacture was always a part of discussions 
and decisions made for parts, and hence the ability to easily construct the product 
was met by design. Some of the discussions and options investigated for 




Weather proofing the internal operations of the display was always paramount, and 
designs were often centred around easily sealable ways to provide power and signal 
to the boards. One option explored the use of magnetic fields for signal and power 
propagation, explored in Section 9.4.2. The final solution utilised the mating force of 
nylon rimmed bolts and the rigidity of the aluminium housing to compress a rubber 
seal. This method provided a reliable seal that could be inspected for damage, 
between tube and segment controller. Other options explored involved over-moulded 
cables, custom two part extrusions and wet seals, however it was not possible to 
provide the long term viscosity that flexible screens require. Safety and reliability of 
this prototype were examined in much more detail than previous and the result is an 
electrically compliant, over designed construction, which is easily erected and 
maintained. 
The transition to aluminium tubing and a rigid display with structurally integral 
controller had begun to limit some of the novel features that made the display unique. 
No longer being housed in a transparent medium, the display would however, retain 
a percentage of transparency. 
9.2 Display Transparency 
The first prototype, constructed from a transparent housing, allowed a significant 
amount of transparency in the final display, some of which has been lost in the 
transition to the more thermally responsive aluminium. The ability to ―see through‖ 
light weight displays in the industry is controversial at best, some representatives 
stating that it ―can contribute to contrast issues‖ [34], while some suggest that it 
offers ―entirely new possibilities‖ [96]. The market segment that the company is 
aiming at has identified the potential for construction crane deployment, a niche 
market that requires low wind drag. Despite the qualitative visual effects that may or 
may not affect the display performance, for this specific market, a higher 
transparency would be synonymous in the reduction of wind drag on the display, and 
ultimately the crane. 
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Transparency ratio is defined as the ratio of area that can be seen through the display, 
to the total area of the display. Figure 9.9 gives dimensional information regarding 
the transparency calculation for the fixed display on a per segment basis. 
 
Figure 9.8 Transparency of a segment configured at 40mm pitch 
 
Figure 9.9 40mm Display configuration for transparency calculation 
The overall transparency is then calculated as; 
             
∑                
          
 
[9.1] 
For the specific, reconfigurable display, the number of tubes contributes to the 
transparency of the individual configurations. 
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130mm Tube Width = 18mm 
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A 40V-20H display contains 10 tubes per segment, the transparency of this 
configuration is 54.3%. Placing the maximum number, of 20 tubes, for a 20V-20H 
segment yields a transparency of 10.0%. The transparency of a 60V-20H display 
increases to 69.1%. The ability to ‗see through‘ the display is relative to the display 
intensity and intensity of ambient light behind the screen. A 10% transparent display 
appears transparent when the ambient light is much higher than the display, however 
when the display is active, the display surface overpowers the ambient light. 
 
Figure 9.10 20mm configured display showing the ability to see through the display 
when not lit, however appearing solid when lit 
The effect on the intensity of the display at these reduced resolutions is examined in 
Chapter 6. Due to the reduced intensity of these larger format displays, the display 
use may be limited. 
Reconfiguration of the current display requires a significant amount of adjustment, 
due to the deconstruction and assembly process required to attach any single tube to 
the segment. Although this configuration has provided a stable, low risk path to 
market, a more flexible option for specific markets may lie in the ability to rapidly 
change the pitch. 
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9.3 Dynamic Structure 
Chapter 6 explains the role that pixel pitch, plays in the viewing distance, intensity 
and ultimately use of the display. The decoupled vertical and horizontal pitch in this 
display allows the modification of the vertical pitch without modification of the 
hardware, as seen in Section 9.2 when investigating transparency. Large pitch 
applications often involve very large display areas, and most all very large displays 
are only temporary. This often poses a transportation and construction issue. A 
transparent structure which is able to reconfigure without deconstruction to a more 
dense form for packing and transportation could provide significant benefit in this 
application. This structure could be further utilised in intermediate stages to provide 
a display of varying intensities and resolutions. 
The ability to reconfigure the display resolution was termed a dynamic structure. 
Using a mechanism based on similar triangles the displacement between tubes can be 
simultaneously adjusted across multiple parallel members.  
9.3.1 Displacement Theory 
By attaching the tubes to a single cable, placed at an incline to the horizontal, it can 
be seen that the distance between tubes can be fully defined by the length of the 
hypotenuse and the horizontal distance from the attachment to the next tube, as seen 




Figure 9.11 Cable passing through two tubes with specific length and pitch 
As the length of the cable between each tube varies, and distance between the 
horizontal cable connectors on each tube is held constant, the vertical pitch; b, 
changes according to Pythagoras‘ theorem. 
  √      
[9.3] 
Expanding this for a multiple of tubes along the same cable, it can be seen that each 














Figure 9.12 Position 1 of cable and 4 tubes in similar triangle arrangement, cable length 
and pitch at variable, tube connection position is fixed 
By decreasing the effective length of the cable, holding the distance between 
connection points constant, the tubes appear to ‗contract‘ at a similar rate such that 
the distance between each is reduced proportionally. 
 
Figure 9.13 Position 2 of cable and 4 tubes in similar triangle arrangement, cable length 
has been reduced, and subsequently tube pitch has decreased, connection position is fixed. 
These diagrams, of course, neglect the weight and balancing horizontal forces 
associated with suspending tubes from diagonal cables. Assuming the cable 
connection point is fixed in space, and the cable is free to move through it,there is a 
resultant horizontal force on the tube, shown in the free body diagram of Figure 9.14. 
 
Figure 9.14 Resultant force on tube due to weight force and cable tension 
  




















Figure 9.14 shows a resultant force the tube must supply to balance angle of the 
tension in the cable against the vertical weight force of the tube. Assuming the 
system is static, the resultant force on the tube, expressed in terms of the weight of 
the tube, can be derived. 
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[9.4] 
Since the tube is suspended, this force cannot be provided externally by the tube and 
must be balanced. Placing a second diagonal on the same tube at the same incline, 
reflected about the centre would provide the same force, in the opposite direction, 
holding the tube in line with the others above and below. The balancing force can be 
seen in Figure 9.15. 
 







The compressive force on the tube is only contributed by the weight of the individual 
tube, and should not provide significant force to buckle the aluminium member. In 
Figure 9.15 a pulley has been added at the bottom of the array to ensure a similar 
tension in two cable diagonals. To increase the rigidity of the cable, added tension 
can be placed on the cables, balanced by downward force on the pulley. The added 
tension does not contribute to the compression in the tubes, such that a full display 
could be hung off the same cables without buckling any individual tube. 
Using the same principals, the dynamic structure could also be implemented to 
provide vertical only force by fixing a point on the cable, and using a channel on the 
back of the tubes to slide a ‗T-nut‘ through, as seen in Figure 9.16. 
 
Figure 9.16 Back and side view of cable with connector (A) fixed to cable, yet able to 
slide in channel at rear of tube extrusion 
To provide sufficient support for the tubes across the two meter length, further 
diagonal cables could be provided. Multiple segments could be threaded together to 
form a single display, however this was not necessary as the display was always 
intended to be modular, rather than a single construction. 
A A Tube 
Cable 
Back View Side View 
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Figure 9.17 Multiple segment connection for dynamic structure 
Testing was then carried out on a replica of the display to determine if this was a 
viable option for production. 
9.3.2 Implementation and Testing 
For testing purposes, a four ‗X‘ arrangement was utilised, as simulated prior to 
testing below; 
 
Figure 9.18 4 cable, 4 X structure of dynamic suspension prior to testing, for full article 
please see Appendix R: Ivoke: LAADtech 3.0 Visual Brief March 08 [97] 
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This was constructed simply from nylon string and plastic rods first, to show the 
concept and viability, however this model was severely inaccurate, required a 
significant amount of tension to become uniform, and due to the lack of strength in 
the members, buckled easily with uneven tension. 
A further model was constructed, with materials that better simulated the actual case. 
Wooden members for strength, accurate placed bolts and wooden slats to simulate 
closed pulleys. 
A very flexible cable was required, that did not have any ‗memory‘ effect, and was 
able to support in excess of 3000kg in screen mass. 6mm Dyneema was selected with 
a breaking strength of 4t. Although expensive, this material could be used in the final 
product. 
Figure 9.19 through Figure 9.21 show the results of the 20,40 and 60mm adjustment 




Figure 9.19 20mm dynamic pitch simulation from back 
 




Figure 9.21 60mm dynamic pitch simulation from back 
The white ‗L‘ shaped boxes seen at the ends of these models represent a segment 
controller, designed to control the block through ribbon cable extending from the 
protruding part of the ‗L‘ shape, as seen in Figure 9.21. Power and signal would be 
provided through this ribbon cable, and would form part of a sealed unit with the 
segment controller. 
For more information on other power distribution solutions investigated for dynamic 
and fixed pitch structures, please see Section 9.4.  
Although this simulation achieved significantly more accurate results, the effect of 
the cable angle changing with each subsequent tube was skewing the distribution of 
the tubes towards the bottom of the segment. Applying a significant amount of 
tension to the cables, such that the added tube weight was insignificant, would limit 
the extent of the weighted distribution, however this was not optimal. 
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Figure 9.22 Close up of back of 40mm expansion of dynamic structure simulation 
A close up of the 40mm configuration, in Figure 9.22, reveals the ‗40mm lock off 
point‘ on the back of the top tube. These points have been specifically chosen to 
absorb exactly the correct amount of slack that a 40mm display configuration 
requires. Other points were created for 20 and 60mm. 
Figure 9.22 also shows that the ropes were attached to the anterior of the tubes. As 
the majority of the tube weight is towards the display front, the centre of gravity is 
also towards the front, causing a moment that works to rotate the tubes forward. This 
can be seen clearly on the lowest tube in Figure 9.22 due to the absence of another 
segment, however is also present on other tubes. A similar issue to undistributed 
weight on cables was seen in the demonstration display. The misalignment of the 
centre of gravity of the tubes with the cable support caused the tubes to ‗curl‘ to 
balance the horizontal forces on the cable. This can be seen in Figure 9.23. 
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Figure 9.23 Curling tubes at bottom of demonstration display to align cable axel with 
CoG of display 
The ‗X‘ structure requires a cable cross over in the middle of the display, and this 
could cause increased cable wear over long periods. Ageing pulleys, bolts and rope 
will all exacerbate these problems and the display quality will continue to degrade 
with use. This is not an optimal situation and not recommended for production. 
The concept of dynamic pitch adjustment is both useful and viable, however this 
implementation is not appropriate. A second solution, utilising the channel in the 
back of the tubes, a sliding ‗T-nut‘, a rigid support structure able to be placed in 
tension or compression and non-crossing members, as seen in Figure 9.24 and 




Figure 9.24 Back and side view of rigid member method of dynamic structure 
 
Figure 9.25 60, 40 and 20mm scale diagram (1:160) of rigid member method of dynamic 
structure 
A rigid member would not suffer the same change in angle at the point of connection 
of each tube, could provide support for small free standing screens, as well as 
hanging displays, and removes the necessity for added tension. The rigid diagonal 
could also be easily adjusted by locking mechanism at different intervals along the 
leading tube, as indicated by the red bar in Figure 9.25. This method is an alternate 
solution to dynamic pitch adjustment which does not suffer the same inaccuracy of 
position or construction problems that a cable system does. Further analysis and 
physical testing was not undertaken on this method, however the scale diagram 





Rigid Steel Rod 
Back View Side View 
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9.3.3 Evaluation of Dynamic Structure Options 
Dynamic structure can provide many benefits to the display industry, including fast 
setup and dismantle time, minimisation of required packing space, and flexibility to 
replace/repair units without deconstruction of an entire video wall. 
Utilising the novel tube concept of this display, it is possible to vary the vertical 
pitch, and the perceived pitch of the display, without varying the electronic 
arrangement. This provides the opportunity for a mechanical system to be 
implemented which can adjust the vertical pitch easily on setup, and return easily on 
pack up, that is still safe, reliable, and uniform. 
Using geometric properties, a method is proposed that attaches tubes to a suspended 
diagonal cable, and utilises the changing angle and length of the cable to adjust the 
vertical pitch of the display. This method was then prototyped at two levels, to 
determine its viability. The method, although lightweight, does not provide the level 
of accuracy required for positioning of the tubes, and is subject to various design 
flaws, including uneven distribution, forward turning moment about the longitudinal 
tube axis, and poor cable arrangements that promote wear. Overall, it is not suitable 
for commercial use. 
An alternate method of attachment utilises a rigid member, providing compression 
and tensile strength that may prove more accurate, and more stable. Utilising a 
channel in the rear of the tubes, and a specially designed cable and ‗T-nut‘, the cable 
would be free to slide along the tube, preventing compression/tension in the tube, and 
with careful design, preventing forward rotation of the tubes. This method was not 
able to be tested in the scope of this work as it was not part of this prototype‘s final 
intended design; however the concept of dynamic pitch adjustment is commercially 
viable and is recommended for further research. 
9.4 Electrical Implementation for Physical 
Structure 
Power distribution in current large screen technology is performed by external 3 
phase splitter boxes and 50A double adapters (seen in Figure 9.26), a plug that could 
not be accommodated by the light weight, low profile structure of this display. 
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Figure 9.26 Rear view of 5 lighthouse modules complete with 3 phase power splitter and 
blue 50A ‘double adapter’ plugs to the display. 
The light weight structure and requirement to be weather proof required an 
alternative solution than that employed by current large displays. 
The ability to reconfigure the display structure necessitated that the signal and power 
distribution be able to reconfigure appropriately. The fixed display arrangement 
allowed the power and signal structure to be contained within the segment controller 
PCB, however this is not practical in large pitch or dynamic displays. To 
accommodate a variable pitch, a ribbon cable was intended from segment controller 
to individual tubes. An alternate distribution was the utilisation of built in 
transformers that would accept high potential AC, placed across the weather proof 
seal for ease of replacement and repair, without compromising the integrity of the 
tube. Complete sealed tubes have not been achieved in this model and hence this was 
not necessary, and slightly redundant considering the change to aluminium tubes, 
however for future versions, an AC signal direct to the segment controllers is 
recommended. 
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9.4.1 Ribbon Cable Distribution 
Due to the number of individual signals required per segment controller (4 per tube, 
plus power, 10 tubes per segment) ribbon cable was initially utilised to aid cable 
management. Figure 9.27 shows the type and arrangement of cables in the display to 
distribute power and signal to a dynamic structure. 
 
Figure 9.27 20mm and 40mm example adjustments with consideration of other cable 
management solutions 
Slack in the ribbon and segment controller cables to accommodate a dynamic or 
large pitch arrangement. Individual tube replacement was achieved by passing the 
cable into and out of each tube, utilising a commonly available IDC cable header, as 
seen in Figure 9.28. Note that at the time of modelling, the plastic extrusions were 
still being tested, hence the inclusion in the figure. 
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Figure 9.28 IDC header and short cable lengths to provide access to tube for removal, 
and the flexibility to expand to larger cable sizes for larger pitches 
The cable entry and exit could then be encapsulated with a rubber enclosure as part 
of the tube end capping to form a weather tight seal around the cable and tube, as 
seen in Figure 9.29. 
 
Figure 9.29 Black rubberised end cap seals cable and end of tube in place 
To test the ability of the material and design to seal around the cable and 
polycarbonate extrusion, a test cap was built from a model seen in Figure 9.30. The 
prototype cap was designed to seal in a ribbon cable of similar size and gauge and fit 
the prototype tube of similar dimensions. Fins were added internally to provide 
multiple seals around the end of the tube and the ribbon cable entry point was 
separated to individual strands to provide a round shape to seal, rather than a 
rectangular cable to maintain an even pressure. 
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Figure 9.30 Test end cap modelling showing cable entry point at lower corner of tube 
 
Figure 9.31 Close up of end cap model for manufacture, showing internal structure of 
sealing fins and individual cable entry points 
This was rapid tooled and 50 parts were made out of rubberised material and 
assembled with the prototype electronics and polycarbonate tubes. The result can be 
seen in Figure 9.32. 
 
Figure 9.32 Ribbon cable split into individual tubes down display in first prototype 
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The insertion force of the prototyped end caps was significantly underestimated and 
could not be fitted by hand without risking damage to the PCBs. The material 
became very rigid in thick profiles and could not be fitted to the tubes without large 
force, risking buckling of the tube and damage to the prototype electronics. 
Conversely, it was also seen that some caps ‗dropped‘ into the tube ends without any 
required force. The large tolerance seen on the inside surface of the polycarbonate 
tubes, combined with large tolerances in the end caps provided large variances in fits. 
Modification of the end cap was performed during assembly to remove the internal 
fins and splice the individual cable entry points back to a single slot, removing all 
possibility of weather testing of this prototype. 
The prototype provided enough information regarding this type of seal to remove it 
as a possibility for the final design. For a dynamic structure, a cable of some 
description is still required, however a pre-terminated cable, and weather proof panel 
connector direct to the tube housing is recommended. The fixed display suffered 
from none of these issues due to softer rubber, higher part tolerance, incapacity to 
flex and higher mating force from screw and bolt assembly. The reduction in risk of 
project with respect to weather resilience justified the loss of functionality and 
ultimately was the most appropriate choice here. Further research on this method is 
not recommended, other options for hard wired cabling should be investigated. 
9.4.2 Induction Distribution 
Power for large applications is most commonly distributed as AC, however so far 
only DC power distribution has been considered. At some point in the display, the 
power must be converted from AC to low voltage DC. This conversion is subject to 
an efficiency lower than 100%, which is further converted from high voltage DC for 
transmission, to low voltage DC for LED use, as explained in Chapter 7. By utilising 
AC direct to the tube interface, a conversion step could be removed, potentially 
increasing the efficiency of the entire system.  
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The conversion would be performed in two stages, high potential AC to low potential 
AC, and then rectification. AC-AC conversion would be performed by a transformer 
with appropriate primary and secondary turns. By splitting the transformer required 
for the conversion in two halves, it may also be possible pass energy, in the form of a 
magnetic field, through the poly carbonate tube wall, powering the tube, without the 
requirement for a high power hard wired connection. This method was termed 
induction distribution. 
Two core halves would be utilised for transferring power from an integer number of 
turns made by the main power cables to a different number of turns made on a core 
directly connected to the PCB. The two core halves will be separated by a non-
magnetic material, however linked along the magnetic path such that the two cores 
form a complete magnetic circuit. The first core half will be placed inside the tube 
plastic such that it is protected from the external environment and attached 
electrically and physically to the PCB, while the second core will be placed on the 
outside of the plastic with the main power cables forming some number of loops 
around it. The outer core will produce flux which will pass through the plastic and 
continue to the inner core. Upon change in the current in the external core, the copper 
wire wound around the inner core will conduct. This can then be rectified to an 
equivalent DC voltage by the PCB. 
The two cores would be repeated numerous times on the same main cable, where the 
amount of power required per tube is far less than will be carried in the main cable. 
As such, each core connection is only required to obtain a small percentage of the 
power in the main cable. The system will act similar to a transformer, split over 
many coils, and many cores, from a single coil. Many connections along a single 
wire, means that each core must be very efficient. The magnetic circuit of the two 
core halves should form a closed loop to minimise the amount of fringing, an 
appropriate shape may an EE, or EI core, seen in Figure 9.33. 
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Figure 9.33 Inductive cores placed on a single AC cable transferring power into 
LED tubes 
The system above utilises EI with a centre winding on the inside to transfer power to 
the boards. The primary winding on the outside core is made by two larger cables 
carrying high current, each with current travelling in different directions, to create 
the field. The outside loops on the E-Cores are to complete the magnetic circuit to 
minimise losses in the system, capturing as much energy from the field created 
around the main wires as possible. 
 
Figure 9.34 Close up of E-E core and interior coil showing just the inside core attached to 
the PCB  
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Figure 9.35 Close of completed E-E core with main wires and inside windings on middle 
arm of core 
Current systems have all been designed with electrical links which break the outer 
non-conductive casing, however this causes several sealing and water ingress 
problems which could be avoided with a continuous extrusion. To obtain this, the 
power must transfer through the non-conductive casing without breaking the surface, 
there are several ways to do this, however one of the most practical is the use of a 
closed magnetic link. 
Consisting of a primary coil with a number of windings n1 and a magnetic core of 
area Ae which is continuous around a length of ℓe having permeability µe with a 
second coil wound with turns n2, assuming an ideal transformer, [9.5] provides the 






   
[9.5] 
              
[9.6] 
The circuit in Figure 9.36 shows a typical transformer and full wave bridge rectifier 
for DC output from a high potential AC source. 
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Figure 9.36 Transformer and full wave bridge rectifier configuration [99] 
Using a centre tapped transformer, the diode voltage drop can be halved reducing the 
losses in rectification. The circuit can be seen in Figure 9.37. 
 
Figure 9.37 Centre tapped transformer with DC Output [99] 
Assuming that the input voltage is distributed across many transformers, each 
individual output voltage will only change minimally with significantly large 
changes in the input voltage. The intended system can be modelled as a series of 
transformers as seen in Figure 9.38. 
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Figure 9.38 Multiple centre tapped transformers connected along a similar AC line [99] 
The AC Line passes down through the first winding of the transformer, joined at the 
bottom and then passes back up through reversed windings of the transformers. This 
creates a phase shift between the original phase of the voltage and current on the first 
primary winding, and phase between the voltage and current on the second primary 
winding. It is necessary to limit this shift to ensure that the maximum shift does not 
cause the two primary windings of the first transformer to oppose each other, the 
core area between the first and secondary windings (the area of all the other cores) 
must be kept below a certain value.  
The system could also be implemented such that a single winding could be created in 
only one cable, and the return path ignored, however the intension was not to coil the 
input cable in any way to simplify tube attachment. This system, however, could not 
provide enough energy in the surrounding magnetic field to energies the tube with 








An example core area calculation can be seen in Appendix Q: Core Area Calculation 
for this configuration, along with core loss factors. Using the minimum area for 
energy transfer at 50Hz, and a maximum area to minimise inductance in the cable, a 
range of possible sizes exists, around 5cm
2
 for a laminated silicon steel core. 
The change in tube material to aluminium and the move to a fixed display, reduced 
the priority of inductive power transfer and hence was not included in the final 
design. It is, however, possible to transfer the amount of energy required, in a core 
small enough to fit inside the tube and the isolation, reliability, efficiency and 
novelty of the idea should be further investigated. 
9.4.3 Electrical Solution for Fixed Structure 
The ribbon cable distribution system did not pass initial prototype testing, and 
although inductive methods can provide benefits, an individually cabled, hard wired 
solution was implemented to power the fixed display structure of the second 
prototype. The distribution and voltage selection for this display was implemented as 
shown in Table 9.1. 
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Table 9.1 Power distribution levels in full scale prototype display 
 
3 phase 410VLine Output 
Power Supply  
Supply for large displays must come 
from a generator or 50A+ 3 phase 
supply. For smaller displays, a standard 
240V GPO is sufficient for 100 tubes or 
less. 
 
410VRMS to 48VDC at 18kW 
AC-DC Conversion 
Transforms 3phase power to low voltage 
DC for distribution to the display. The 
distribution box shown houses 6 AC-DC 
power supplies, 2 per phase, totalling an 
output power of 18kW at 48VDC. 
 
48VDC at 800W in, 48VDC at 40W out 
Segment Controller 
Does not convert the power in any way, 
simply distributes the current to 20 tubes 
in the array. 
 
48VDC at 8W in, 5V and 3V3 out 
DC-DC LED Board Converters  
DC-DC buck switch mode converters 
placed in the tube convert 48VDC to 3.3 
and 5V as required to supply the LEDs 
and on board control circuits. 
PCB connectors to the segment controller, at very high currents were difficult to 
source, however a 4 way connector was found, rated correctly and PCB through hole 
mountable. The connector was required to have 2 +48V input pins and 2 Ground 
connections per 4 way connector, otherwise the mated terminal resistance would be 
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too high to support the current capacity. A mis-communication with the 
manufacturing sub contractors placed only 2 wires into the 4 way connector, the 
results of operation of the three segments on the connectors after an extended period, 
can be seen in Figure 9.39. 
 
Figure 9.39 Heat distortion on connectors due to missing termination wires run at full 
capacity for an extended period 
In future, small details such as this will be visually checked before operation. 
Otherwise, the connectors performed to specification, the segment controller board 
layout provided adequate copper for the current distribution and the mating 
connections to the tubes had no similar resistance issues. 
9.5 Chapter Conclusions 
A re-evaluation of the desired outcomes for the final display resulted in a 
significantly different set of physical features of this display, when compared with 
previous prototypes. Although this meant a loss of some of the novelty of the 
display, including transparency and flexibility, the core design retained the potential 
to include these aspects at a later date, while producing a product that was 
intermediately commercially viable. The result was a fixed structure display, built in 
blocks of 400mm x 2000mm to a rigid aluminium cast that doubled as a segment 
controller housing. 
This format still permitted the reconfiguration of the display as a 20/20, 20/40 and 
20/60 mm pitch in hardware to provide the level of transparency, and hence the 
ability, to fulfil a wide range of display markets. The reconfiguration options, 
however, left significant signal and power structure redundancy, and was not 
possible without full deconstruction and reconstruction of the display. The ability to 
dynamically change quickly, was lost. 
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The functionality of large format displays, with large pitches, to compact to smaller, 
high resolutions displays, has practical application to rental industries that require a 
single display for various purposes, and travelling entertainment that requires 
efficient use of trailer space, and a fast set up and pack up turn around time. 
A system of cables and ‗X‘ structures was trialled in two prototypes with varying 
success. Neither prototype providing the level of accuracy or uniformity of a fixed 
structure. Another method proposed was the use of rigid members to form a folding 
support structure that could be hung or self supporting. This method eliminates the 
problems seen in the cable method by design and shows promise as an efficient, 
reliable and easily configurable method of display adjustment. This has not been 
prototyped at this stage, however further investigation is strongly recommended here. 
To compliment the dynamic structure, the electrical signal and power distribution 
methods must accommodate the variable displacement between the members. 
Ribbon cables and rubberised end caps were prototyped for the first display, however 
due to material inconsistencies, poor rapid tooling, poor dimensional accuracy of 
mating parts and poor design, a weather proof seal could not be obtained, nor tested. 
The failures in design and insufficient confidence in the method prevented the ribbon 
cable connections inclusion in the second prototype. 
Inductive energy transfer through the polycarbonate walls of the tubes provides some 
significant novelty and advantage in safety, reliability, system efficiency and ease of 
maintenance. However for this stage of prototyping, the utilisation of aluminium 
extrusions for tube housing, and the lack of dynamic structure, the use of inductive 
distribution was not required. Preliminary calculations show that there exists an 
appropriate core size and further research and testing is required in this are before an 
appropriate solution can be suggested. 
Currently, a DC distribution network exists, from a central AC-DC converter, 
distributed to the tubes, through the segment controllers at 48V. The LED boards 
then convert to 5V and 3V3 rail voltages for LED and control circuit supply. The 
system is performing to specification, however better quality assurance on cable 
termination is required for future installations. 
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Chapter 10 Communication and Control 
Architecture 
The unique tube structure of the display, coupled with the potential for very large 
scale implementation, meant a unique communication structure was required to 
interpret information from moving image data into electrical signals for the LEDs. 
Large screens currently utilise single wire ‗loop through‘ connections to address and 
signal connected panels, from a dedicated signal decode and interpret box. 
Lighthouse produces a dedicated interpretation box, shown in Figure 10.1, the LIP-
XGA is the upgraded, high resolution model of the LIP-KX shown in Figure 10.3. 
The LIP modules accept analogue DVI and VGA signals, and interprets the stream 
for the attached display panels. The lighthouse module also controls display features 
such as intensity, gamma and colour intensity, adjusted at the display. The black box 
in Figure 10.1 is a Folsom visual processor which performs image scaling, cropping, 
individual colour adjustment and multiple input multiplexing. 
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Figure 10.1 Lighthouse LIP-XGA serial control module for Lighthouse 20mm display 
panels, below a Folsom visual processor for input conditioning 
 




Figure 10.3 Close up of LIP-KX low resolution Lighthouse display panel controller 
showing example settings on LCD panel 
Each display panel is given an X and Y coordinate in the display, manually 
programmed on setup from a tactile button panel at the rear of each display panel, 
seen in Figure 10.4. 
 
Figure 10.4 Tactile buttons on rear of display to set address and monitor status of 
temperature and active cooling fans 
Internally, the display panel contains multiple stages of signal interpretation, 
including a serial repeater and conditioner, FPGA based decoder and adjuster, seen 




Figure 10.5 Xilinx Spartan FPGA for image processing. Note this is an old version of 




Figure 10.6 Internal photo of Lighthouse 20mm display panel showing Spartan FPGA 
decoding and adjusting and onboard signal conditioning and repeating, unlike previous 
models, and 6 of 12 LED boards inside a 400mm x 600mm display panel. 
The complete hierarchy of the currently employed system methodology and the 
adjustments possible at each stage, can be seen in Table 10.1.  
Power Supply 






Table 10.1 Hierarchy of current display signal transmission and decoding 
 
DVI or VGA stream input 
Display Source 
Live video feeds, computer delivered 
content, and DVDs are pre combined 
into a single DVI stream for the display 
 
DVI or VGA stream output at appropriate 
resolution and scale 
Image adjustment and framing 
Folsom visual processor, or similar, used 
to scale, crop, balance colour, and 
position the image on the display 
 
Single wire serial output,  
over co-axial cable 
Screen control and signal 
interpretation 
Lighthouse LIP-XGA, or similar, 
accepts image stream and processes into 
a serial stream, complete with display 




Lighthouse modules interpret the signals 
sent via serial wire, decoding individual 
parts of the image by a manually entered 
address via the display keypad. 
Inside this panel is a serial signal decode 
and repeater, an FPGA based decode and 
control unit, and multiple LED boards. 
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The physical and electrical structure of the tube display could not support the levels, 
or bulk of the pre-processing and cable seen in other display systems, and required 
complete redesign. The revised system was modelled around the original prototype 
communication structure, with the added features of currently commercially 
available displays. 
10.1 Signal Redesign Process 
The first prototype was built around currently available technology used to decode a 
DVI signal, crop an image and output data to the display. A commonly available 
FPGA was utilised to decode a small section of the DVI-D stream (10 tubes worth) 
and display this on the tubes. To drive 40 tubes, 4 FPGA units and a DVI-D repeater 
were utilised, each set to different parts of the display. The 4 FPGAs were initially 
housed in temporary plastic cases for protection (Figure 10.7), however have since 
been mounted in the aluminium header bar as can be seen in Figure 10.8. 
 
Figure 10.7 Prototype 1 with driving FPGA’s in plastic enclosures, DVI splitter and ribbon 
cable to display tubes  
4x FPGA enclosures 
8x 50way 
Ribbon Cable 




Figure 10.8 FPGA board for prototype 1, showing ribbon cable connectors, adjustment 
selectors and DVI and power inputs 
The overall structure of the communications for this display can be seen in Table 
10.2. 
Table 10.2 Demonstration display signal transmit and decode hierarchy 
 
DVI-D stream input 
Display Source 
Live video feeds, computer delivered 
content, and DVDs are pre combined 
into a single DVI-D stream for the 
display 
 
DVI-D Splitter for each block of 10 
Signal Repeat 
The DVI-D signal is repeated on four 
outputs for each segment controller 
 
4x FPGAs DVI-D in, 8x50way ribbon 
cable out for tube signals 
Segment Controller 
Reads full DVI-D signal and strips out 
only 10 tubes worth of data and converts 
to LED driver colour signals 
PWM colour in, LED light 
interpretation out 
LED Boards 
Interpret the colour data into a PWM 
output to drive the LEDs 
  
32V DC Power input 
DVI-D input 





The 4 FPGA‘s and 20 meters of ribbon cable required to operate the 2m2 display was 
excessive, expanding this concept to much larger displays was not practical. The 
number of ribbon cables (seen in Figure 10.7) and the number of DVI streams 
required for large displays, was prohibitive with this hierarchy and a more flexible, 
efficient structure was sought.  
A higher level of communication was required that could take a single DVI stream, 
and distribute over an intermediate medium to controllers closer to the tubes. The 
system diagram in Figure 10.9 was constructed from early design ideas. 
 
Figure 10.9 Early concept drawings of signal hierarchy and physical layout 
At this stage in concept development, the final interpretation of the signal was 
performed by each tube, this was found not to be possible due to the size of 
interpretation hardware. To provide physical space for the decode hardware, the rolls 
were divided into segments of 10 tubes, each segment having a separate controller, 









The screen controller, labelled above was latter termed the ‗Master Controller‘. 
Figure 10.10 shows a revised system diagram using these terms. 
 
Figure 10.10 Initial concept of prototype 1 expanded by the introduction of ethernet 
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This structure was developed with implementation details of each level. External 
consultants were involved at this phase to explore all possibilities of implementation 
combinations. The minutes of this meeting, and review points can be found in 
Appendix Y: Meeting Minutes and Interviews, Section 10 . A graphical 
representation of the options considered viable at this phase of development is 
collated in Figure 10.11. This led to an advanced revision of stages and requirements 
of the hardware at each level. The outcomes of this session are diagrammed in Figure 
10.12. 
The signal processing required in this structure was significantly more advanced than 
that in the previous display, and to minimise the risk to the project, a simulation 
methodology for the individual parts, and the system was devised. This plan was 
detailed as in Table 10.3. 
 
At this point in development, the hardware responsibility was divided into two 
halves, signal distribution, and signal interpretation. The former focuses on 
processing raw video data for display on the screen, while the later is centred on 
distribution and control of LED‘s. This document only deals with the interpretation 
of the signal, rather than the distribution from this point onwards. 
To adequately test the functionality, speed, and reliability of parts and circuits 
selected for the next phase of signal interpretation, a test platform was required, to 





Figure 10.11 Diagram of system options for power and signal distribution 
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Table 10.3 Signal distribution and interpretation 
Signal Distribution 
The Personal Computer 
Acts as an interface to the display, can also 
function as the display source. 
 
In this specific test case, the file to be sent 
will be written specifically for the test case. 
Hence the PC will provide all digital input 
through the program. 
Analog input processing 
To receive analogue inputs and mix real time 
signals a breakout box is required. Shown 
here, the Maxtor RT.x2, is able to perform 
resolution scaling, and many special effects on 
real time signals with a DVI-D preview which 
can be used to drive the display. 
Analog pre-processing will be performed in 
software, and not in real time, hence this can 
be achieved through an input file to the 
program code running on the PC. Because 
no real time signals are being generated, no 
dedicated analog processing equipment is 
necessary. 
Master Controller 
Processes the DVI stream into control signals 
for the LEDs 
Packets the data into Ethernet frames and 
orders according to MAC/IP Address table 
Transmits on appropriate cable 
A dedicated hardware master controller is 
not necessary in this case, and will be 
simulated by a PHP script running on a host 
computer.  A computer would be sufficient 
to generate the required signals and PHY 
layer to test the Ethernet bus, however will 
not be fast enough to process real time 
signals. 
Ethernet Interface 
6 full duplex Ethernet lines (each at 100Mbps, 
although only transferring 58Mbps) will be 
available on the output such that 6 rolls can be 
connected to a single controller. Each of the 6 
lines will be able to connect to 40 receivers 
through switches. 
Only one interface is necessary to test the 
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One twisted pair CAT5e cable is connected to 
each display column, each column has up to 
40 segment controllers connected to the link. 
 
One Ethernet link will be passed through the 
maximum number of switches to simulate the 
latency in a large display. A specifically 
designed ‗Test Board PCB‘ will be 
manufactured similar to the final segment 
controller. 
Segment Controller 
Each segment controller has a three port 
Ethernet switch connected to the bus which 
connects the Segment Controller processor to 
the Master Controller. Each segment 
controller processor is responsible for decode 
processing, converting colour data into PWM 
duty cycles and current scalars for the A6280 
PWM drivers. 
The Ethernet switch and processor will be 
identical to the ones in the final design, with 
identical code in the microprocessor. 
Although not all options will be implemented 
in the final model, there will be several 
options on the test boards which may impact 
on the final design. 
Each tube will contain of a quad tri-state 
buffer which will either connect or disconnect 
the lines from the opposite side of the roll 
through to the primary series of Allegro 
6280s‘. 
Pixel Boards 
Interpret the colour data into PWM control for 
the OSRAM LEDs. The pixel boards then 
connect linearly to each other in series 
regenerating all the needed signals for the next 
board, and so on. 10 tubes are connected to a 
single segment controller, and 5 LED boards 
are connected linearly across the tube. 
Pixel boards will be identical to the final 
design of pixel boards which will now be 
operated in a circular configuration such that 
data can be injected at any point in the circle, 
specifically at the two ends where the 
processors reside. 
Note that one end of the pixel boards may be 
disconnected from the other for testing. 
Ethernet Receive Lines 
Ethernet Transmit  
  Data Lines to  
   other rolls 
Test Board PCB 
Actual Design   Simulation 
Design 
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10.2 Test Board Design 
The aim of the test board is to be as similar to the final segment controller as possible 
in design and layout, with the flexibility to test as many options as possible. The 
options that were specifically under test were the capacitive coupling technique of 
Ethernet connection, differential line driver capacity over lengths of ribbon cable, 
power supply connections, processor and Ethernet device suitability and 
performance. 
Capacitive coupling, recommended by Micrel (the manufacturers of the Ethernet 
switch in use) utilises a network of capacitors and resistors to simulate a 1CT:1CT 
transformer that removes the bias and interference on Ethernet lines [100]. 
Considering the impedance and interference conditions were known for all 
circumstances, the network could be setup accordingly, and operate without the need 
for bulky transformers. Both capacitive coupled, and magnetically coupled ports 
were placed on the Test Board PCB. 
Differential line drivers were included in the test board to accommodate up to 
400mm of ribbon cable for dynamic pitch arrangements. Single sided signals could 
not be transmitted at high speeds over this distance, in close proximity to other 
signals, without the effects of cross talk and interference. Differential drivers 
significantly improved the error rates over long distances of ribbon cable, however 
required differential line decoders at the receiving end to translate the signals back 
for the A6280 inputs. Differential line drivers were included on the Test Board PCB, 
however a second ribbon cable connector was provided for access to the non-
differential signals. 
High current paths on the PCB were required to distribute the high power input to the 
LED tubes, however the effect of high current in close proximity to Ethernet lines 
and processor communication busses was to be tested. A high current power 




Test Boards originally contained the ability to test wireless Ethernet and single wire 
communication, however were seen to be not part of the aims of this prototype, and 
saved for a latter model. Data rates of wireless technology means that only small 
display are possible, moreover wireless cannot be used in certain industry 
environments for security and interference reasons [34]. 
Confirmation of the speed and co-operation of the Ethernet transceiver and the 
microprocessor was also required. The switch, accessible via SPI from the 
microprocessor, is able to store information about which MAC addresses are 
connected to which ports, and their mapped IP addresses. This information, can be 
read, sent to the master controller, and used to determine, how many segments are 
connected, on which Ethernet line, and in which order. This will form the basis for 
the auto-configuration and auto discovery tools available on the master controller. 
Neither of which, is implemented in any other commercially available display at this 
point. The test board schematic and layout prints can be found in Appendix K: 
Segment Controller Overlay Prints and Schematics for reference. Figure 10.13 shows 
the physical arrangement of components on the test board PCB. Figure 10.14 is the 
completed Test Board fully assembled. 
 




Figure 10.14 Test Board composition and layout 
The test board was evaluated under the topics mentioned with conclusive results in 
all areas. For a full list of test conditions, methods and pass criteria please see 
Appendix L: Segment Controller Test Board Targets. Although oscilloscopes, 
multimeters and Ethernet testers were useful, the most utilised tool was an in house 
built LED board that provided immediate visual feedback on the state of the output 
drivers. This feature was subsequently included in the final design as a series of 0603 





















































































Capacitive coupling was seen to be equally as responsive and reliable as the 
transformer coupled ports, however was susceptible to large energy spikes, not seen 
on the transformer coupled. For this reason, capacitive coupling will be utilised for 
internal tracks only where two switches or ports need to be permanently connected 
on the PCB. All ports which are exposed to external connections will remain 
magnetically coupled. Figure 10.15 shows the board layout for the capacitive 
coupled RJ45 ports on the Test Board. 
 
Figure 10.15 Capacitive coupled RJ45 jacks on Test Board 
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Differential line drivers proved problematic to utilise at high speed due to un-even 
gate propagation, and hence negated their usefulness. Single sided signals, buffered 
at the receiving end proved more stable over a 2m unshielded cable. The effect of 
transmitted and received interference could be minimised with a grounded shield and 
hence differential drivers were not continued. 
High current through the PCB was seen not to affect the Ethernet or processor in any 
measureable way. The direct current in the board provided a static magnetic field that 
did not create further operational interference. Changes in current were significantly 
slower than any switching speed, and did not generate voltages in any other part of 
the circuit that could be considered interference. 
The switch mode power supplies were particularly unstable on the test boards, this 
was explored in detail in Section 7.4. This was not solved before the segment 
controller was manufactured, and hence a linear regular was placed on the board, 
selectable via jumper pins at time of manufacture. 
Tubes were driven with the test boards to further the software in the device, and 
connectivity was achieved between a computer network and the test board, however 
the two were not able to communicate due to lack of software at the time. There was 
enough information at this stage to proceed with a segment controller schematic 
design. Features such as differential drivers were not carried through to the segment 
controller, however the Ethernet and processor designs, as well as capacitive 
coupling continued to be developed as part of the signal design. 
10.3 Segment Controller Design 
Test boards proved invaluable in assessment of signal distribution techniques, and 
provided confidence in the design of the Segment Controller, with some 
modification. 
The modification to a fixed physical structure meant the segment controller was now 
directly connected to the tubes, and directly connected to the microprocessor, 
requiring no differential drivers. Tri-state buffers were placed instead to separate the 
output drive capacity of the microprocessor from the input current requirement of the 
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20 tubes. The buffers also provided some protection from potentially high voltage 
ESD from segment controller handing and tube replacement. 
The fixed structure of the display provided the ability of the segment controller 
housing to become an integral part of the strength of the display. The design of the 
housing was modified such to include 20 tubes in a segment, rather than 10 tubes. 
Rather than increase the specification of the processors, or move to an FPGA 
solution for this display only, the segment controller, although only driving 10 tubes, 
would be placed as pairs on a 400mm long PCB. The segment controller board now 
required two processors and two Ethernet switches that would be permanently 
connected on the board. This provided the perfect situation to implement the 
capacitive coupling evaluated in the test boards. A full duplex path was implemented 
with capacitive coupling, with the permanent twisted pair implemented in the inner 
layers of the 6 layer PCB. External ports would remain magnetically coupled, 
however to reduce the cost of the ports, an RJ11 port with external magnetic was 
used.  
The power requirements had been doubled due to the extension of the segment 
controller, and a larger, 4 port connecter was sourced. The ability to utilise an AC 
source, however, was retained in the final segment controller, with another 5 port 
plug, bridge rectifiers, and smoothing capacitors placed on the board to extend future 
functionality. 
A USB port, external EEPROM, Ethernet LEDs and data active LEDs for the tubes 
was also added for testing purposes. A series of surface mount DIP switches was also 
added for hardware configuration of Ethernet chips. The foot print for the DIP 
switches cleverly concealed 0603 foot prints underneath, that could be utilised later 
for 0-Ohm resistors in mass production. The final schematics of the Segment 
Controller and BOM can be seen in Appendix K: Segment Controller Overlay Prints 
and Schematics. Figure 10.17 is the top level connection schematic, showing the dual 
processors, Ethernet switches and connections. The two processors and Ethernet 
switch circuits were doubled, as well as the three indicator schematics which 
included the LEDs and DIP switches. 
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With the addition of extra functionality and the loss of many parts from the Test 
Board, the first produced segment controller, did not successfully connect via 
Ethernet over capacitive coupling between the internal ports of the board. The layout 
and components were identical to the Test Board design, however the connection 
lights continued to display ‗no carrier signal‘ on all segment controllers tested. The 
issue was traced to a 3V3 bias voltage required on the receive lines of the 
KSZ8993ML. The 3V3 bias on the Test Board was provided by an accidental cross 
wire between the magnetically coupled ports, and the capacitive coupling circuit. 
Two wires added to provide the bias were added at manufacture to provide the bias. 
No other hardware issues were encountered in the segment controller. Full testing of 
the segment controllers was performed for connectivity and driving capacity. The 
results can be seen in Appendix N: Segment Controller Re-work Tracking Sheets for 
all 50 segment controllers. 
The most common problem with the controller was wear on the 11pin connectors. 
Although rated for over 1000 insertion cycles, the internal pins on the female 
segment controller connectors were being ‗bent‘ by male pins shifting once inserted, 
such that subsequent insertions would not mate soundly with the female pins. The 
length of the tube, compared to the size of the connector, meant that any small 
movement in the opposite tube end during assembly, or transportation that was not 
matched by the other end, would place pressure directly on the connectors. The risk 
was mostly during assembly, as once the entire segment was constructed, movement 
was extremely limited. For subsequent models, a connector that can absorb this 
movement, or use a significantly larger mating force is recommended to ensure a 
sound electrical connection is made to all signal and power pins. 
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Figure 10.16 Modes of pin damage caused during assembly of segment. To prevent 
damage, care must be taken during reassembly, and segment should be transported and 
stored as a completed segment 
 
Movement during assembly causes permanent 
pin damage to segment controller 
 
 
 Segment Controller (Side View) 
Segment is most stable when constructed and 
transported as a 20mm full segment 
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Figure 10.17 Top level schematic diagram of Segment Controller blocks 
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The segment controller communicates through Ethernet to the master controller and 
outside networks, and also communicates through a shift register to the LED boards. 
Figure 10.19 shows the schematic implementation of the data connections, side by 
side with the board connections placed on the rear of the segment controller. Note the 
numbers on the pins, not the order for how they are arranged on the connectors. 
11 pin connectors were selected, with symmetrical high voltage pins, such that the 
tubes could be rotated, and plugged incorrectly, without consequence. The 
connectors were then physically shifted for the rotated tubes, such that correct tube 
orientation could be easily seen from connector position. Incorrectly placed or 
rotated tubes would protrude from end of the segment 7cm more than others, making 
the correct orientation clear. 
 


















11pin +40V and 
GND connections 
Incorrectly placed 
tubes do not cross wire 
+40V or Ground with 
any signal pins 
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Figure 10.19 Layout of 11pin connectors on the rear of the segment controller, matched 
with the schematic of their connection to the processor 
The 11 Pin connectors linked the segment controller outputs with the LED board 
inputs, providing Clock, Buffer Enables, Output Enable, Data and Latch outputs, as 
well as temperature and buffer inputs. Note the implementation of the buffers for all 
signals as they pass to the outside environment and to the next and lowest level of the 
signal design structure, the LED boards. 
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10.4 LED Board Signal Structure 
LED boards convert a 10 bit value, representing 0-100% duty cycle, to a high 
frequency PWM output, at a controlled current, for the attached LEDs. To maintain 
similarity of the light output of the LEDs, constant current drivers are implemented 
to negate the effects of variable bias voltage. The first LED board produced, utilised 
an Allegro Microsystems, 8 output constant current LED drive IC, the A6278/9.  
The A6278 drivers, seen in Figure 10.20, were used to illuminate 16 oval LEDs from 
COTCO, driven from a PIC 16 bit controller over 6 signal wires, powered from 
4xAA batteries in series, and regulated by a 3V3 linear regulator. The prototype 
board provided some early proof of concept for the LED boards, however did not 
implement PWM due to the relatively low speed of the A6278 devices (25 MHz) and 
PIC controller (1 MHz). The code can be seen in Appendix M: PIC16F Code for 
16LED Prototype Board for this prototype. 
 





Figure 10.21 16LED Prototype board illuminated (Label Side) 
 
Figure 10.22 16LED Prototype driver circuit and battery pack, connected via twisted pair 
cable, however not differential signal 
To attempt to model PWM operation, a second LED board prototype was constructed 
in a triangle pixel layout, using 5mm round through hole LEDs. The design was 
modelled on a VMS sign (seen in Figure 10.23), however extended for high speed, 
full colour applications. 
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Figure 10.23 Close up of VMS sign showing diagonal pixel layout, and 5mm through hole 
LEDs 
The PCB was manufactured outside QUT, and assembled with surface mount A6279 
devices (16 bit output), seen in Figure 10.24. 
 
Figure 10.24 Through hole prototype LED board (LED Side) 
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The high density of through hole LEDs used in this design did not allow board space 
for switch mode regulators, required to convert to low DC voltages for the LEDs. 
The regulators were placed on a separate, end board, designed to power the entire 
tube. The power required for the tube necessitated the large components seen in 
Figure 10.26. 
 
Figure 10.25 Through hole LED prototype board power supply unit (Top) 
 
Figure 10.26 Through hole LED prototype board power supply unit (Side) 
The power supply board, and LED board were coupled with ‗connector boards‘ for 
signal, and a solder joint constructed from rigid copper wire, seen in Figure 10.28. 
Both solder joins for these boards were ground as this was exposed to the casing. 
 




Figure 10.28 Through hole LED prototype board power supply unit (Bottom) showing 16 
pin micro connector from Hirose 
 
Figure 10.29 Through hole LED prototype board connector (16pin 16pin) 
This model suffered several design flaws including high signal speed, large potential 
differences across the tube and large physically sized components.  
The signal design used 10 signal wires between boards to achieve the frequency of 
PWM required to produce full colour images. The clock and signal frequency of the 
boards exceeded 20MHz and needed to be sent at least 1 meter from the source, 
creating high voltage ringing and potential EMC issues.  
The regulated voltages were dropping by 15% by the middle of the tubes, due to the 
high resistance in the micro connectors used between the boards. The lowered 
potential was drawing more current than specified for the same power delivery and 
noticeably affecting the LED intensity in the centre of the tube.  
The size of the components required for the regulators would not be physically 
suitable for current enclosures. Component selection based on other display‘s, was 
not practical here, and a complete redesign and component selection, based only on 
this display was required. 
The issues seen in the Through Hole Prototype were divided into component 
selection and signal design. 
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Size of components affected the board space for connectors and manufacturing 
process, and was the first to be examined. Removal of through hole components 
opened the possibility to place more components on both sides of the board, surface 
mount components would also require only one solder process and could 
significantly reduce cost of manufacture. Hence the change to surface mount LEDs 
was made, and all other components were removed to the rear of the board. 
A new device, the A6280, incorporated a PWM driver for the LEDs, taking pressure 
off the driving circuits, and reducing the number and speed of signal lines on the 
board. The A6280 included Schmitt triggered inputs and output regeneration logic 
for another A6280, providing the opportunity to ‗daisy chain‘ the devices, rather than 
signal each in parallel. This reduced the number of signals on the bus from 10 to 4, 
reduced the maximum length of the bus from 1meter to 20mm, and reduced the 
speed from 20MHz to 800kHz to achieve a similar PWM output. All these factors 




With extra space now provided on the LED boards, the DC-DC switch mode 
regulators were moved to the rear of the LED boards, with each board having its 
own, smaller power supply, to prevent line losses within the tube. To reduce 
connection losses, the micro connectors of the previous model were increased to 
1mm pitch JST locking connectors. This was previously not possible due to the 
number of individual signals required, and the lack of space on the boards. 
Figure 10.30 shows the resulting surface mount prototype with new features 
indicated. Solder joints were still utilised for connection between boards, however 
they now carried +32V and Ground for the power supplies on the boards. 
 
Figure 10.30 Surface mount prototype LED boards showing position of new, smaller 
regulators, A6281 QFN package chips, surface mount LEDs and larger board-board 
connectors. 
These boards were tested from the same PIC 16 bit processor used in the very first 
prototype in Figure 10.22. Results at this stage were inconsistent, however it was not 
considered an issue, as the PIC driver was not the final driver that would be used for 
this LED board. The LED boards would ‗flicker‘ at high frequency, and often go into 
a completely uncontrollable stable, as seen in Figure 10.31. 
4 pin JST Connectors 
A6280 
Driver 
48V to 3V3 and 5V on board DC-DC 
switchmode regulators 




Figure 10.31 Single surface mount LED board test from the PIC16F controller showing 
LEDs out of control of the processor and at random intensities 
Despite the unpredicted behaviour, this was the first fully operational LED board that 
was able to produce PWM control of the LEDs without significant EMC issues. 130 
of these boards were constructed and assembled into the 2x1 meter demonstration 
display, seen in Figure 10.32. 
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Figure 10.32 Operational 2x1m demonstration display. A full image is shown in Figure 5.3 
The instability of the LED boards, although occurring significantly less, did not 
subside, the effect however, was not seen to be random, with a predominantly green 
screen, remaining predominantly green, with what appeared to be high frequency 
noise over the top. The effect was termed ‗scrambling‘. 
10.5 A6280 Scrambling 
The demonstration display, using the A6280 drivers, was operational from the FPGA 
segment controllers, seen in Section 10.2, however was still far from stable, 
exhibiting a phenomenon after a random period of operation that could only be 
described as ‗scrambling‘. 
The A6280 device used in the demonstration display, was designed to be connected 
in series with multiples of the same device to drive pixels to individual intensities.  
The data sheet states an operating speed of 5MHz (6 maximum) and utilises a 
regeneration circuit for the clock and latch output signals at each device. Along each 
tube, 72 A6280 devices had been connected in series that operated to specification at 
very low speeds (clock speed <100kHz), however as the refresh rate increased from 
1 to 20Hz the tube became increasingly unstable.  
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At high frequency operation the tube would appear to display ‗random‘ data, 
changing constantly with every edge of the clock input, rather than creating a 
consistent colour. The visual effect seen, ‗Scrambling‘, would occur more frequently 
on higher intensity images and mostly at the far end of the tube, away from the signal 
input. Any more detailed information could not be obtained due to irregularity of 
position, time and tube that it would occur. The only way to return the tube to normal 
operation was a complete display power down. 
 
Figure 10.33 Single, randomly selected tube scrambled at random time interval, non-
recoverable until full power rest. 
This cause of the effect was not discovered until a code fault consistently reproduced 
the behaviour on all tubes, from start up. The fault placed one less clock pulse in the 
serial data stream, latching data into the registers exactly one bit before it should 
have been latched. The effect was then seen consistently when an intensity value 
greater than or equal to 10 0000 0000x0b was sent to the LEDs. An examination of 
the register description showed this was latching non-zero data into the Allegro Test 
Bits (ATB‘s) bit no. 29 and 30 at the end of the shift register. Forcing this error on 
the allegro devices showed identical behaviour, however it did not explain how the 
data was being corrupted in the second half of the tubes.  
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An oscilloscope at the end of the tube, when operating at high speeds (clock 
speed >2 MHz) showed that the Latch pulse was appearing well before the last clock 
pulse, however at the start of the tube, the latch was after the last clock pulse. 
Measuring at points further up the tube, the clock pulse appeared to be shifting with 
respect to the latch. The clock duty cycle also appeared somewhat distorted, 
measuring only 100us long, regardless of duty cycle or frequency of the input clock. 
The latch, however, followed the input perfectly with a slight delay. This implied 
that the regeneration of the clock was not performed by the same type of internal 
circuit that was regenerating the latch. The clock appeared to be driven from a ‗one 
shot‘ circuit, triggered from the rising edge of the input clock. The ‗one shot‘ circuit 
when measured over 72 devices had a significantly longer delay than the buffered 
latch signal. Hence, when propagating through a multiple of devices with only a 
small period from the last clock pulse, to the latch, the latch would overtake the final 
clock pulse on the last devices. 
The issue was rectified in software by increasing the delay between the final clock 
pulse and the start of the latch to allow time for the propagation in all chained 
devices. This issue was not recorded in the initial release of the A6280 data sheet and 
after consultation with Kevin Shine at Allegro Microsystems, revision 3 now 
includes timing data which alludes to this exact issue. The device data sheet now 
states a maximum number of devices in series for maximum speed, listed as no more 
than 30. 
The clock pulse was not only used for serial input/output timing, it was also used as 
the source for the PWM counter, and adjusting the clock frequency for a single pulse 
caused the PWM counter to pause for a brief moment. This pause perturbed the duty 
cycle of the outputs, locking it high or low as the clock pulse stopped to allow 
propagation, causing a slight ‗flicker‘ in the display. Depending on the colour and 
position of the counter, this can cause a slightly longer dark period, undetectable to 
the eye, or a particularly noticeable brighter period. The clock pulse frequency could 
not be slowed to maintain similar clock pulse width as the refresh rate would decline 
significantly. This perturbed the duty cycle of the LEDs to a noticeable amount at 
20Hz refresh rate, and could not be overcome.  
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Decoupling the serial clock input from the PWM counter resolved this problem, a 
feature implemented in the upgraded device, the A6281, released after this prototype. 
10.6 Final Design 
The final implemented design, used the A6281 device with internal 800kHz clock 
generation, to remove the necessity to keep the clock running during static image 
display. This decreased the requirements for the input logic to the point where it 
could be implemented in a microprocessor, rather than FPGA. This led the final 
design of the segment controller. The LED board modification and parallel controller 
design led to the implementation of some basic diagnostic functionality. 
In the demonstration display the LED boards were arranged in a single direction, 
such that any break in the chain provided no signal to subsequent boards, through to 
the end of the tube. Rigid solder joints made between boards, and flexure of 2 meter 
long poly carbonate tubes, meant that solder joints were commonly cracking, 
removing the solder and pad from the PCBs, disconnecting power from the 
subsequent boards.  The final design includes a forward path, and reverse path such 
that signal and power pass in both directions, from controllers at both ends of the 
tube, under normal operation. If a break is detected, the multiplexer control at the end 
of the tube is pulled low switching control of the dead pixels to the operational end 
of the tube. The two controllers provide redundancy and the opportunity to diagnose 
tube and segment controller faults automatically from the opposite controller.  
Due to the limited of number of pins available for communication between LED 
board and segment controller, full data feedback was not possible, however functions 
that can be implemented by this hardware structure include; 
 Automatic detection of malfunctioning LED boards, including 
communication failure 
o Any failed LED board will disconnect the buffer feedback path, 
detectable by the segment controller 
 Automatic detection and rectification of malfunctioning segment controllers 
o Malfunctioning segment controller will change buffer state through 
pull up resistors, alerting the opposite handed segment controlled  
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 Communication system failure detection and rectification 
o Segment controller senses loss of carrier and changes buffer state 
purposely to alert other segment controller 
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A block diagram of the current implementation in the LED boards can be seen in Figure 10.34. 
 
Figure 10.34 LED board Allegro A6281, multiplexor and buffer configuration across the left, middle and right LED boards
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Note that the Red multiplexor control line originates from the Left hand segment 
controller, and vice versa. This line is buffered on each board by a non-inverting 
buffer to prevent signal distortion, hence often referred to as the ‗buffer line‘. 
Either segment controller may take full control of the tube, by coordinating with the 
opposite controller. If one buffer in held in the non active state (0) and the other in 
the active state (1) then the segment holding the opposite mux low is in control of the 
full tube. The default state of the multiplexor is high, pulled up by a 10k resistor. An 
open circuit on any buffer will send the output to tri-state and the input to the 
multiplexor will be pulled high, providing connection and LED board fault detection. 
While the both segment controller are active, both multiplexor lines are held active, 
and only half of the A6281 chips are driven by each segment controller. 
There was now double the previous signals that needed to be transmitted across 
board boundaries, so a full pitch JST connector for 16 pins was not possible. Solder 
joints between boards were still problematic due to flexure of the housing over two 
meters, and not continued for subsequent models. Changed in favour of ‗Flat, Flex 
Cable‘, FFC, that would carry signal and power. The flexible cable allowed for the 
tube to bend without damage to the board or connectors, and decreased the hand 
assembly time to save on manufacture. Figure 10.35 shows a fitted FFC cable and 
boards. 
 
Figure 10.35 FFC Cable and two LED boards connected (Rear view) 
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The modular, per board, power regulators were retained, however cheaper, lower 
profile parts were sourced to fit inside tube housing. This would later cause issues 
with the electrical operation of the power supplies, detailed in Section 7.4. 
The structure of the system had been significantly refined and known issues 
regarding the clock source and PWM generation had been resolved with new 
devices, troubleshooting had become automated with a second controller, and signal 
speeds had been reduced to only what was necessary, buffered and regenerated at 
regular intervals to prevent radiated electromagnetic noise. The display was 
operational, however had a new characteristic, termed ‗sparkle‘. 
10.7 A6281 Sparkle 
The Allegro A6281, unlike previous devices, generated its own PWM clock at a 
speed set by the internal register bits 7-9, explain in the data sheet, selected pages 
reproduced in Appendix BB: Allegro 6281 Data Sheet. 
The PWM clock is asynchronous to any of the inputs or outputs of the device and is 
not synchronised to any other device. The clock is only used to generate the PWM 
count for on and off time of the outputs. The counter counts upwards from 0 on every 
rising edge of the clock and holds the output low (active) while the count is lower 
than the stored intensity register. Once the clock is higher than the stored register the 
output is pulled high (non-active). When the clock reaches 1024, the counter resets 
and the cycle restarts. This is similar to how most LED displays realise PWM data, 
with a small difference. Figure 10.6 of the processing equipment of a20mm 
Lighthouse module, shows a central FPGA driving hundreds of current drivers on the 
LED boards. 
In the Lighthouse display, the FPGA generates a single clock source which controls 
the PWM counter. As this is a centrally generated clock, all LED pixels are 
synchronised, often distorting the power characteristics at the start and end of cycles 
due to all LEDs turning on and off in phase. 
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The A6281 devices of this display remove this synchronicity by utilising a locally 
generated asynchronous clock for each pixel. In small systems, the power can be 
averaged effectively by alternating the periods in which the LEDs are active. 
Assuming a high speed of operation, neither system is detectable to the naked eye. 
The effect of two systems as seen in a high shutter speed photo can be seen in Figure 
10.36 (asynchronous display) and Figure 10.37 (synchronous display). 
 
Figure 10.36 LAADtech display with randomised ON/OFF periods of LEDs The image 




Figure 10.37 Display at Windsor showing structured ON/OFF time visible by a ‘rolling’ 
effect when taken with a high speed camera The image is green text on a black 
background 
The dark patches visible in Figure 10.37 are due to the off period the pixels in the 
display being arrange horizontally from a single source. Figure 10.36 of the 
constructed display has a random selection of pixels in the off state, rather than full 
lines, showing the inherent asynchronous nature of the PWM clocks. The two images 
have a different and randomised selection of LEDs in the off state, despite displaying 
an identical colour. 
The randomisation of the on/off period distributes the turn on point of the LEDs 
throughout the 800kHz period and works to soften the transition between low and 
high power states, minimising stress on power supply and distribution components. 
The randomisation of the PWM clock phases also means that the point at which the 
intensity register is updated is different for every pixel. Although it was foreseen that 
this may cause some issues with the colour the actual effect of updating this register 
at an indeterminate point was not fully seen until the entire display was constructed. 
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When the intensity was updated, modified by a small amount from the previous, a 
bright flash of the LED was observed that was significantly brighter than either the 
previous, or modified colour. This effect occurred on only a handful of pixels at a 
time, however could occur on any pixel in the display. The effect was particularly 
pronounced at low intensity fades and appeared to twinkle on a black background, 
hence termed ‗sparkle‘. 
The sparkle appeared as if interference was occurring at random points in the display 
and translating into incorrect colour data stored in the registers, corresponding to a 
‗bright spot‘. However the behaviour contradicted that expected from interference. If 
interference had changed the state of the pin, and hence the register when being 
latched, the incorrect colour data would be stored and would not changed until the 
next update. Yet the bright flash would only occur once per update, and return 
quickly to its correct state. The correct data would also be passed to the next device, 
unlike the A6280 issues where incorrectly latched data would be passed forward, 
centralising the issue at the far end of the display. Yet the sparkle occurred randomly 
across the display with no centralisation. 
Interference was purposely injected in areas by means of high current AC wires 
placed longitudinally next to the display and no change was observed. The 
characteristics of the sparkle, combined with the lack of difference observed with 
injected noise eliminated interference as a possible cause of the visual effect. 
Other potential issues such as timing of the A6281 clock and latch regeneration (see 
Section Appendix AA: Allegro 6280 Data Sheet) were also examined, however the 
‗scrambling‘ seen when timing issues were forced did not replicate the sparkle seen 
in this display. 
Working collaboratively with a representative on a project at Creative Lighting who 
was using the same chip, it was concluded that it was not a latch or timing issue as 
seen previously. Rather, undocumented chip behaviour. 
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When changing the intensity of the LED outputs from a higher to a lower intensity, 
the asynchronous counter may already be past the new lower intensity change point, 
but not past the higher intensity change point, as can be seen in the diagram in Figure 
10.38. The device is not able to compare higher and lower numbers; it only sees a 
match or no match. Once the device misses its change point, it will not detect a 
match and hence stay high for the entire period. This translates visually into the 
‗bright flash‘, on random pixels, anywhere in the display, only when changing from 
high to a lower intensity. 
 
Figure 10.38 Timing diagram of A6281 updating causing ‘bright flash’ 
There are two possible solutions to prevent the data from being updated at incorrect 
times of the clock count; know the state of all clocks in the display, or reset the 
clocks after each update. 
Knowing the state of all clocks in the display is unpractical considering the 
asynchronous nature of the A6281 clocks, hence a viable solution is to utilise the 
segment controller microprocessor to reset the clocks after each update. The only 
way to restart the clocks in the A6281 is to power down the device, or pull the 
‗output enable‘ input high, turning off the outputs, and resetting the PWM counters. 
A small modification in the code of the segment controller microprocessors to 
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minor software modification completely removed the ‗sparkle‘ from the display in all 
test cases. However the resetting of the clocks, caused a completely new problem. 
The output enable, as well as resetting the clocks, momentarily turns off the output of 
the driver chips, causing a dark period in the display cycle. This dark period flashes 
at the speed of the refresh rate, creating a visually distracting flicker in video 
applications. 
Re-synchronising the clocks at the update of each frame, also means that maximum 
power is consumed at the start of the cycle, and minimum is consumed at the end of 
the cycle, creating the maximum amount of ripple in the input current. This ripple 
places significantly more stress on all power supply components. 
A solution may exist with smart control of the clock synchronisation and updating of 
the display to knowingly distribute the power cycle and update colour data at 
appropriate times. In this case, the processing overhead associated with such a task is 
beyond the capability of the current processing system. 
Although an FPGA would be suitable for this task, the updating and synchronisation 
of the allegro drivers is a straight forward task that is unlikely to vary significantly, 
requiring, fast, reliable, asynchronous operation to the main processor. This task 
would be best suited to a dedicated piece of silicon, communicated through a single 
differential line to the processor. This would relieve a significant amount of overhead 
from the processor and provide a stable fast dedicated controller to the A6281‘s. This 
would provide an optimal situation, however it may also be possible to recommend a 
modification in the silicon of the A6281 devices to include a ‗greater than or equal 
to‘ condition, rather than simply equal to, and prevent the problem altogether. 
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10.8 Chapter Conclusions 
The display structure has been through multiple iterations and many different 
designs, each building on the success of the previous. There are several key features 
of this display that are new and novel to the display industry, including; auto-
segment discovery, auto-fault detection, reporting and correction and individual LED 
colour balance and intensity adjustment. All this has been implemented on 100MHz 
32bit processors, rather than a fleet of FPGA‘s embedded in the display. This has 
been achieved in a relatively low number of iterations, building only one final, 
complete display, one fully functional prototype LED board and one fully functional 
segment controller Test Board. 
The segment controller Test Board implemented a capacitive coupling technique of 
Ethernet connection, differential line driver capacity for long lengths of cable, high 
current power supply connections, a microprocessor for display processing and an 
Ethernet switch for communication. The capacitive coupling technique proved 
reliable, the microprocessor was of sufficient speed and power, and the Ethernet 
switch operated to 100Mbps as expected. The line drivers and power connections 
were made redundant and not continued to the final segment controller design. 
The final segment controller design implemented capacitive coupling between two, 
on board Ethernet switches, two processors for each block of 20 tubes (10 tubes 
each), the ability to rotate tubes (as recommended in Section 6.2) and temperature 
and diagnostic functions that can report back to a central or remotely located 
computer. These features were not possible, without careful consideration of the 
entire system, including the LED board design. 
The LED boards went through several stages, from inline oval LEDs, to 5mm round 
through hole LEDs and separate power supplies, to surface mount LEDs and 
integrated powers, and finally to a dual path, auto-multiplexing system that could 
provide feedback about connectivity, and rotate as required without being associated 
with either direction. 
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The driver circuits have been updated as new technology became available, from 
simple latched, constant current drivers to pulse width modulated, internally clock, 
signal regenerating, digitally settable constant current output drivers. Utilising the 
technology as it becomes available increases the susceptibility of the final product to 
issues in the silicon, a problem consistently encountered will every revision. 
The A6280 drivers implemented a 7 bit digitally settable output current from 36% to 
100% of a nominal value and a 10bit PWM driver, however neglected to mention 
that the regeneration circuits for the clock and latch pulses were not similar and had 
different associated delay. This was not discovered until 72 devices had been placed 
in a chain and manifested randomised display data that would appear at an 
indeterminate point in time. The decoupled input clock and PWM clock solved this 
issue in the A6281 device. 
The A6281 device operated its PWM counters asynchronous to all other display 
clocks, providing a smooth power and input and light output, however provided 
further undocumented behaviour when fading. The A6281s could only recognise a 
‗match‘ on the PWM counter to turn off the LEDs, and when the matching value was 
missed due to a colour update midway through the count, the match would never 
occur, leaving the LED turned on for the entire period, 100% duty cycle. This created 
bright flashes at random points in the display that was almost artistic. The solution 
was to reset the counters via software for each update, however this created a dark 
point in the display and was more visually distracting than the bright flashes. The 
decision was made to retain the bright flashes. A better solution for this would be to 
use a synchronous PWM counter, and only update at multiples of 1024, however this 
requires more processing power than what was available and might be implemented 
at a later time in dedicated silicon. Alternatively, Allegro Microsystems, with 
recommendations, may produce a further update to the A628X series. 
The final communication structure of the display fulfils all the requirements set out 
for the fixed display in a hardware and processor efficient manner. Further research 
needs to be conducted on line drivers, and flexible interconnect methods for the 
segment controllers and tubes for dynamic display structures, however this design 
provides a sound technical and physical base for other models, as well as an industry 
leading information path. 
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Chapter 11 Conclusions and 
Recommendations 
Significant opportunities exist in the display market, which require high quality, 
highly portable, easily managed displays. This market is not met by currently 
commercially available displays, and raises the question over whether this is 
possible. This thesis responds to this question with a detailed and prototyped design, 
that meets this specification. 
Research was conducted of current large scale LED displays to understand the 
industry expectations of high quality, highly portable and easily managed displays. 
This research led to the development of a demonstration display of 2x1meters that 
was tested and improved, for an 18meters squared full scale prototype display. The 
development of visual quality, portability, and display management was influenced 
by the LED arrangement, power efficiency, thermal regulation, physical construction 
and screen control, explained in detail in the similarly named sections above. 
11.1 Discussion 
The visual and colour properties of the display are a key distinction of the impression 
of quality of the display. A technically advanced, and efficient display may be a 
consideration when choosing a display, however the most important, quality of any 
large display is its visual impression. High quality commercial displays are 
influenced by light intensity, LED patterns, contrast ratios, pixel alignment between 
panels, colour depth and dynamic range.  
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Intensity of the display limits it operation environments. Intensity of 5000nits or 
above is recommended for full sun daytime viewing. Both the demonstration and full 
scale prototype display operate at or above 5000nits at 20-20mm pitch, making them 
suitable for full outdoor sunlight viewing. The surface mount LEDs do not suffer 
from the same sunlight focussing issues seen in LEDs with lens, and hence do not 
require the protruding sunshades seen in commercially available displays. There are 
pin compatible LED solutions that can provide 5000nits at large pitch; however no 
set of LEDs investigated could provide the full range of required intensities across all 
configurations, using analogue current control alone. Multiple similarly coloured 
LEDs could be used, that would both decrease the MVD and provide the full 
dynamic range required at the cost of efficiency and initial cost. 
The LED arrangement in the full scale prototype makes use of the tube rotation to 
prevent colour fringing seen in commercially available displays. This is eliminated 
by providing all primary luminaries in any horizontal and vertical line, to provide 
solid colour and clear lines anywhere in the display. This provides the opportunity to 
write very clear scrolling text and graphics at a 10mm resolution, rather than the real 
20mm pitch. Such functions are only available directly from the screen control 
hardware, similarly to the Lighthouse ‗high resolution‘ mode, without the reliance 
upon movement and persistence of vision to create images. These functions will be 
extended in future to include more complex graphics and text for standalone 
displays. The novel theory behind the LED rearrangement, of placing all primary 
luminaries in every horizontal and vertical line for high resolution modes has proved 
very effective, offering clear text and sharp graphics at close distances, even in the 
presence of high contrast transitions. 
The contrast ratio of the display is determined mainly by the ability of the surface 
finish to transmit LED light, and absorb all other light source. A combination of 
gloss and matt finish on the display front provides an optimal viewing portal for the 
LED, and maximum contrast ratio, however the membrane used to create the finish 
caused other visual and manufacturing problems. Poor tolerance in the membrane 
printing ‗shaded‘ the LEDs when the display was viewed at an angle, an 
unacceptable visual flaw. The membrane has been replaced with a clear gloss front, 
however not fully tested to understand how this will affect contrast and intensity of 
the display. For future displays, an internal clear plastic is recommended for weather 
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proofing, leaving the black anodised aluminium front for contrast, and the clear gloss 
finish in front of the LEDs. Further increase in contrast could be gained from the use 
of black packaged LEDs. The issue of reflection and LED dispersion has not been 
previously seen in large display applications, as most outdoor displays utilise through 
hole LEDs that protrude through a black plastic front. 
Advanced driver circuits that control current and PWM were selected to provide the 
most flexibility in LED output current and colour depth, however visual tests showed 
that DVI data could not be simply translated to PWM scalars. Additional visual 
processing boxes are currently utilised in industry to adjust contrast and gamma in 
large LED displays. This processing reduces the quality of the output bit stream and 
ultimately the colour depth in the display output. Processing hardware embedded in 
the display can provide the same functionality without the loss of colour depth and 
should be used in future. The scalars between DVI and PWM data, and the perceived 
intensity of PWM data needs to be researched further before a final algorithm is 
selected, however this was outside the scope of this work. 
The outcomes of the full scale prototype were assessed to be of intermediate visual 
quality, however with some small adjustments, could be improved significantly. 
These improvements include a centre support bracket to aid pixel alignment across 
the 2 meter tube length, better power supply regulation and a modified pixel layout. 
Additional brackets and power supply ripple reduction will be retro fitted to the full 
scale prototype in the near future. Modified pixel layout will be a consideration for 
future LED board design. 
LED board design and component selection contributes to the power consumption of 
the display. Keeping the efficiency high, and power consumption low, for high light 
output ensure maximum portability and ease of power management for large 
displays. Despite the advantages in optimising the LED power consumed, the LED 
boards are rarely considered as part of a complete power distribution system, from 
source, to LED interface. Choices made at each stage, and limitations imposed, 
impact the efficiency of the entire system, and the efficiency of other parts of the 
system. Small power savings in the range of 1W at the LED board level become 
significant when considering all 3million LEDs as part of the system, and this 
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deserves investigation. This investigation was conducted at 3 levels; LED selection 
and arrangement, driver circuit configuration and conversion for transmission. 
LED selection and arrangement examined different ways to select LEDs, and how 
this impacted the cost and efficiency of the system. Due to rising potential levels and 
rising current, all PN junctions become less efficient as the current rises, hence 
higher powered LEDs, run at lower currents produce the highest efficiency. This was 
not a viable solution as the display would lose the ability to produce very low 
intensity images for night time viewing, and could not be commercial viable. The 
most viable solution identified was to utilise multiple, low powered LEDs per colour 
to produce a summative light output, at a reasonable efficiency and initial cost. For 
this model, however, initial cost prevented the use of multiple or higher efficiency 
selections, and LED choice was based solely on availability and manufacturers 
recommended operating conditions. For future models of this display it is 
recommended that multiple LEDs be selected to increase efficiency at this level, and 
the efficiency of the driver circuits. 
Driver circuit configuration concerned the selection of rail voltages required to 
activate LEDs and driver circuits under all load, temperature and degradation 
situations. The minimum voltage required was identified for a specific LED 
activation voltage, however was seen to be different for all LED colours. It was then 
seen that multiple voltage rails could increase the efficiency, at the cost of multiple 
driver circuits. Due to limitations on the height of the board, large converter circuits 
were not possible and hence two rails were selected, at different voltages. If multiple 
LEDs had been selected to represent any or all of the colours, as recommended in 
LED selection, the voltages selected could have been significantly different. The 
multiple LEDs would of course be driven in series, increasing the required turn on 
potential, however not increasing the required potential across the driver. This results 
in a decrease in the percentage of power utilised for driving and ultimately an 
increase in efficiency. Multiply connected LEDs of the same colour may also help to 
reduce the difference in the turn on potential across the three LED colours, negating 
the need for different output voltages on the board. This was not an option here, as a 
large single converter circuit was not physically possible in the space provided. 
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Conversion circuits for transmission dealt with the loss in the relatively long wires 
required for transmission. Due to the requirement of some situations where the power 
source needs to be protected under shelter, and the display possibly hundreds of 
meters away on the far side of a field, the effect of these cables on the efficiency 
becomes important. To minimise the I
2
R loss of the transmission cables in DC, a 
higher potential is required, however a higher potential causes a drop in the 
efficiency of the DC-DC converters. An equation was developed, from experimental 
results, that shows there is an optimum voltage dependent upon power consumption 
and resistance of cable. This equation provided a relatively low transmission voltage 
for small displays, implying that the DC-DC converter efficiency dominates at low 
powers. At higher power consumption, or larger, brighter displays, the transmission 
cable dominated the response, suggesting that the cable resistance at high power 
consumption should be kept to a minimum, and that a high transmission voltage is 
required.  
The maximum voltage this display is designed to handle is 48VDC, however could 
have been increased to 120VDC (without ripple), to reduce the cable loss further, 
however misinformation regarding the Australian Electrical Standards resulted in a 
sub-optimal choice. Further analysis showed that this was not critical in small 
displays and 48VDC was sufficient. 
Efficiency is important in any system, however an integrated system approach to 
LED display efficiency reveals that many factors need to be considered and that 
interactions cannot be ignored. As well as the recommendations listed above for each 
level of design, further research is recommended on multiply connected LEDs and 
the effect this arrangement has on system efficiency, specifically the interaction with 
other aspects of the design, such as visual quality. It should be noted that 
recommendations made to increase the number of sources also refer to increasing the 
number of drivers, which does not increase the efficiency.   
Power not transferred into light output from the LEDs, driver circuits, and power 
conversion circuits is converted directly into heat, rising the temperature inside the 
enclosure and potentially damaging the devices. Appropriate management of the heat 
generated within the product plays an important role in the LED life time and 
stability of the electronic devices on the PC boards. This temperature rise should be 
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managed, however the power dissipated from the electronics was seen not to be the 
major cause of temperature change within the tubes. The greenhouse effect, seen to 
be the major contribution to temperature rise in the first prototype was examined, 
modelled and addressed with an aluminium profile. The model was shown to predict 
temperature rises in a polycarbonate tube to an acceptable level of accuracy, granted 
the precision of the method employed. To aid the transfer of energy from the PCB to 
ambient, a ‗gap pad‘ was introduced and pressure fitted between the PCB and 
aluminium. The cost of the thermal pad addition and the change to an aluminium 
profile has significantly increased the cost of the product, however was considered a 
necessary modification to prolonging the life and quality of the LEDs and reliability 
of the product. Further modifications to increase the capacity of the housing to 
dissipate energy would include the addition of cooling fins, or surface treatments to 
the profile to increase the surface area and coupling with the environment. 
The effectiveness of the thermal management solution can be quantified by the 
change in the resistance of the LED junction to ambient and the effect on the junction 
temperature. A thermal resistance model is developed, however the complexity of the 
green house effect on the PCB makes it difficult to quantify. An examination of the 
model reveals that a reduction in the power input, increase in the thermal resistance 
between the input and LED junction, and decrease in resistance between the LED 
junction and ambient path all contribute to lower junction temperature. This confirms 
the material and configuration choices made in response to the first prototype. 
The problems faced with construction of the first prototype have been addressed with 
modification of profile and sealing, however new problems have arisen. Application 
of the sealing membrane to achieve a weather proof seal is difficult and memory 
effect in the membrane is causing issues even after a seal is achieved. Tube access is 
no longer a problem with two part aluminium extrusion and the end caps now form a 
complete seal. In future models, the membrane has been modified to only cover the 
front of the display, removing the memory effect. It is recommended that the end 
caps continue to be screwed down, however in future should be recessed to avoid 
visual issues. 
Portability has been a paramount design consideration throughout the project, 
addressing the issue of transport and storage by display design, rather than casing 
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and support structure. The physical arrangement of the display is a significant part of 
the novelty of the product. Traditional LED displays are formed in non-transparent 
blocks that do not provide the flexibility of reconfigurable tubes can. This was 
further extended into a novel way to create a dynamic pitch display that can double 
as a rapid deployment system for very large back drop displays and unique way to 
deliver power and signal to a display for rapid reconfiguration and repair via 
induction. 
The full scale prototype was constructed as a fixed structure display, built in blocks 
of 400mm x 2000mm to a rigid aluminium cast that doubled as a segment controller 
housing. This format still permitted the reconfiguration of the display as a 20/20, 
20/40 and 20/60 mm pitch in hardware to provide the level of transparency, and 
hence the ability, to fulfil a wide range of display markets. The reconfiguration left 
significant signal and power structure redundancy and was not possible without full 
deconstruction and reconstruction of the display. The ‗fixed‘ format is only an 
intermediate step, to fully flexibly, rapid deployment displays. 
The functionality of large format displays, with large pitches, to compact to smaller, 
high resolutions displays, has practical application to rental industries that require a 
single display for various purposes, and travelling entertainment that requires 
efficient use of trailer space, and a fast set up and pack up turn around time. 
A system of cables and ‗X‘ structures was trialled in two prototypes with varying 
success. Neither prototype providing the level of accuracy or uniformity of a fixed 
structure. Another method proposed was the use of rigid members to form a folding 
support structure that could be hung or self supporting. This method eliminates the 
problems seen in the cable method by design and shows promise as an efficient, 
reliable and easily configurable method of display adjustment. This has not been 
prototyped at this stage, however further investigation is strongly recommended here. 
To compliment the dynamic structure, the electrical signal and power distribution 
methods must accommodate the variable displacement between the members. 
Ribbon cables and rubberised end caps were prototyped for the first display, however 
due to material inconsistencies, poor rapid tooling, poor dimensional accuracy of 
mating parts and poor design, a weather proof seal could not be obtained, nor tested. 
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The failures in design and insufficient confidence in the method prevented the ribbon 
cable connections inclusion in the second prototype. 
Inductive energy transfer through the polycarbonate walls of the tubes provides some 
significant novelty and advantage in safety, reliability, system efficiency and ease of 
maintenance. However for this stage of prototyping, the utilisation of aluminium 
extrusions for tube housing, and the lack of dynamic structure, the use of inductive 
distribution was not required. Preliminary calculations show that there exists an 
appropriate core size and further research and testing is required in this are before an 
appropriate solution can be suggested. 
Currently, a DC distribution network exists, from a central AC-DC converter, 
distributed to the tubes, through the segment controllers at 48V. The LED boards 
then convert to 5V and 3V3 rail voltages for LED and control circuit supply. The 
system is performing to specification, however better quality assurance on cable 
termination is required for future installations. 
The management of the display extends from power and thermal considerations to 
image stream setup and display maintenance. Current display solutions use visual 
processors and many levels of display interfaces, with very little control over 
gamma, colour depth, contrast, LED calibration etc, to the display user. These 
functions are either performed by the manufacturer, or by external, pre-processing 
units. This structure has been redesigned for the specific display hardware, 
minimised, and optimised for visual quality, while providing advanced and complete 
control over all display variables, implemented in distributed processing throughout 
the display.  
Novel features and control ability implemented only in this display include; auto-
segment discovery, auto-fault detection, reporting and correction and individual LED 
colour balance and intensity adjustment. All this has been implemented on 100MHz 
32bit processors, rather than a fleet of FPGA‘s embedded in the display. This has 
been achieved in a relatively low number of iterations, building only one final, 
complete display, one fully functional prototype LED board and one fully functional 
segment controller Test Board. 
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The segment controller Test Board implemented a capacitive coupling technique of 
Ethernet connection, differential line driver capacity for long lengths of cable, high 
current power supply connections, a microprocessor for display processing and an 
Ethernet switch for communication. The capacitive coupling technique proved 
reliable, the microprocessor was of sufficient speed and power, and the Ethernet 
switch operated to 100Mbps as expected. The line drivers and power connections 
were made redundant and not continued to the final segment controller design. 
The final segment controller design implemented capacitive coupling between two, 
on board Ethernet switches, two processors for each block of 20 tubes (10 tubes 
each), the ability to rotate tubes to remove the fringing effect and temperature and 
diagnostic functions that can report back to a central or remotely located computer. 
These features were not possible, without careful consideration of the entire system, 
including the LED board design. 
The LED boards went through several stages, from inline oval LEDs, to 5mm round 
through hole LEDs and separate power supplies, to surface mount LEDs and 
integrated powers, and finally to a dual path, auto-multiplexing system that could 
provide feedback about connectivity, and rotate as required without being associated 
with either direction. 
The driver circuits have been updated as new technology became available, from 
simple latched, constant current drivers to pulse width modulated, internally clock, 
signal regenerating, digitally settable constant current output drivers. Utilising the 
technology as it becomes available increases the susceptibility of the final product to 
issues in the silicon, a problem consistently encountered will every revision. 
The A6280 drivers implemented a 7 bit digitally settable output current from 36% to 
100% of a nominal value and a 10bit PWM driver, however neglected to mention 
that the regeneration circuits for the clock and latch pulses were not similar and had 
different associated delay. This was not discovered until 72 devices had been placed 
in a chain and manifested randomised display data that would appear at an 
indeterminate point in time. The decoupled input clock and PWM clock solved this 
issue in the A6281 device. 
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The A6281 device operated its PWM counters asynchronous to all other display 
clocks, providing a smooth power and input and light output, however provided 
further undocumented behaviour when fading. The A6281s could only recognise a 
‗match‘ on the PWM counter to turn off the LEDs, and when the matching value was 
missed due to a colour update midway through the count, the match would never 
occur, leaving the LED turned on for the entire period, 100% duty cycle. This created 
bright flashes at random points in the display that was almost artistic. The solution 
was to reset the counters via software for each update, however this created a dark 
point in the display and was more visually distracting than the bright flashes. The 
decision was made to retain the bright flashes. A better solution for this would be to 
use a synchronous PWM counter, and only update at multiples of 1024, however this 
requires more processing power than what was available and might be implemented 
at a later time in dedicated silicon. Alternatively, Allegro Microsystems, with 
recommendations, may produce a further update to the A628X series. 
The final communication structure of the display fulfils all the requirements set out 
for the fixed display in a hardware and processor efficient manner. Further research 
needs to be conducted on line drivers, and flexible interconnect methods for the 
segment controllers and tubes for dynamic display structures, however this design 
provides a sound technical and physical base for other models, as well as an industry 
leading information path. 
Evaluation of the designed display, with respect to the research conducted, shows 
this display meets or exceeds industry expectations of high quality, highly portable 
and easily managed displays. Opportunities in the display market, which require high 
quality, highly portable, easily managed displays, not met by current commercial 
displays, can be answered with the information and prototype details contained in 
this thesis. Detail on the design process and results of LED arrangement, power 
efficiency, thermal regulation, physical construction and screen control, can be seen 
in the similarly named sections above. 
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11.2 Research Outcomes 
The most tangible outcome of the research is the fully operational 18meter squared 
prototype display. Specific outcomes that are part of this display include a novel 
method of tube rotation to remove the effect of large display colour aliasing, a purely 
passive thermal management solution, individual 7bit LED current control with two 
way display communication, auto-configuration and complete redundancy. 
Colour aliasing, mostly used to smooth the edges of sharp transitions on display 
systems, works to produce colour shadows on large LED displays. These shadows 
are the result of lines of single colours of LEDs bordering the transitions. Fixed 
display systems choose not to correct for this, and often exploit the effect of visual 
persistence to create colours that are never displayed. This makes static images 
impossible to display. By aligning the pixels in such a way to create horizontal and 
vertical lines of all three primary luminaries, vertical or horizontal lines of any sharp 
transition are displayed without aliasing. The pixel arrangement is achieved by 
alternating a universal tube from upright, to inverted. This alternating pattern is 
supported by the physical and electrical connections to the segment controller, 
designed to prevent damage during live insertion and inversion errors. 
The thermal solution for surface mount LEDs is examined, and a dual casing and 
heat sink solution is established that works to significantly prolong the life and 
quality of the LEDs. Current systems are all actively cooled, creating further system 
inefficiency. The tube profile utilises fixing features as extra surface area and 
incorporates an easily applied thermal coupling compound that decreases the thermal 
resistance to ambient, while providing electrical isolation from the casing. This 
design has provided a profile for very high density LED arrangements for future 
developments and represents a platform for future high power displays. 
Display management is essential for high quality applications, where panels mixed 
with panels of different operating hours and used in different operating environments 
are combined in the one display. Display calibration is currently done only by 
manufacturers, where any updates are performed via serial communications to the 
display panel, and can only be adjusted on a ‗per-panel‘ or in some cases ‗per-
display‘ basis on site. Displays made up of different panels can be significantly 
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different, creating a poor visual quality display. This display can be calibrated on 
site, on a per display, per panel, per tube, per pixel, or per LED basis, with all 
settings stored in the segment controllers, and master controller for fast recall of 
different environments, and different panels. This is all performed over the same 
universal interface that can be controlled on the same LAN or from across the globe. 
The Ethernet interface, combined with a unique dual path LED control network, 
creates complete redundancy. The two way communication structure, as well as 
automatically detecting a fault and rerouting signal provides a reporting service to 
the controlling software. This level of real time display management is not possible 
with current hardware systems. 
Significant outcomes external to the project include contribution to the A6280 timing 
specification.  Researchers on this project worked with industry representatives to 
identify and document the behaviour of the timing anomalies within the silicon, and 
the unexpected behaviour of the PWM.   
Although not directly related to the electrical aspects of the display, a valuable 
outcome included the proposed rapid deployment system.  Not fully prototyped or 
implemented in this model, it has been tested and documented here for future 
research.  
The direct outcome of this research to the display market is that it has produced a 
display that is applicable to the current market environment, making it commercially 
viable, meeting the initial design requirements of an operational, full scale prototype 
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Appendix A: Company Profile 
1 LAADtech 
LAADtech is an Australian company originally based at the CSIRO Queensland 
Centre for Advanced Technologies, setup specifically for the development of the 
display. LAADtech Pty Ltd currently only operates in Australia as a completely 
independent, Australian owned company[5], built on an Australian original concept. 
The company has expanded during the course of this project and has moved 
operations in the last 2 years to the State Government operated iLab Technology 
Incubator at Toowong, however has been operating for over 4 years since July 2005. 
The company was created solely to develop, improve, produce and market an 
innovative LED display utilising existing technologies. The product itself is based on 
the concept developed and patented by its two founders, Scott Geldard and Peter 
Inglis[5]. 
Although no official company slogan exists, the focus of the company has always 
been quality. Scott Geldard and Peter Inglis have shown long term commitment to 
continual improvement in both the company and product. Further education of their 
employees and an emphasis on quality in every aspect of the product life cycle has 
significantly accelerated the product development.  
Through the focus on quality and rapid development of an entirely new product, 
LAADtech has gained a competitive advantage in the industry and has leveraged this 
to introduce superior ‗Australian technology‘ to the industry. This development has 
only been possible with the unique management structure and this has given the 
company the ability to evolve to meet the requirements at every stage of design. 
2 Company Structure 
LAADtech currently operates on an efficient quantity of full time employees with the 
injection of various resources at different stages of development. This structure 
minimises overheads, while maximising the potential for concurrent engineering 
development. 
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Peter Inglis and Scott Geldard are the founding directors of the company who hold 
the vision and maintain the direction of the company. This is achieved by having 
direct influence over the design and manufacturing, at all stages. This influence 
extends directly to the suppliers and manufacturers to ensure product goals are not 
compromised at any stage. This higher management performed by a single unit, at 
every stage, allows for detailed scheduling and monitoring throughout the project. 
Research students are the primary resources, through which product goals and 
requirements are distilled to create focussed directives and development paths for 
external contractors. At times, master‘s students sought assistance from other 
students who worked at the same level, however were the direct responsibility of the 
full time research students. 
 
Figure11.1 LAADtech company structure, an influence on the research and development 
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External Contractors include PCB designers, Industrial Designers, Electronics 
Manufacturing Firms, Plastics Specialists and other industry professionals, who 
managed the low level design and manufacturing contacts to create the product. 
Although answering directly to Peter and Scott, all external professionals 
collaborated strongly with the research students to work through product, material 
and design issues. 
Material suppliers and manufacturers were often linked outside of the project to both 
contractors and Peter and Scott, hence there was already a strong information link 
through to contractors which permitted two way flow of information. Suppliers were 
dealt with directly by Peter and Scott for time and cost management. 
The diagram has been arranged in respect to the information sharing level of each 
associated group. Peter Inglis and Scott Geldard, as company directors, have access 
to the detailed level financial operation of the company, level A. This level is not 
shared outside the company directors. 
Research students and company directors however, share product aims and product 
features at a non-technical design level, Level B. Both groups have input to the aims 
and features of the product, the directors through market research and the students 
through engineering research. 
Level C contains information about iterations and engineering research that is not 
necessary to make decisions about product features, yet somewhat useful for 
manufacturing and assembly. This type of information is mainly kept by the research 
students and distributed appropriately to external contractors and manufacturers 
when required. 
Contractors work with research students and manufacturers regarding current product 
design and implementation, often without prior knowledge of iterations gone through 
to that point. Level D information is necessarily shared and influenced by research 
students, contractors and manufacturers equally, allowing for modification and 
optimisation input from all levels of design, manufacture and assembly. 
Level E contains low level product manufacturing data, such as pick and place files, 
PCB routing, aluminium specification etc, the details of which are critical suppliers 
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and manufacturers, mostly controlled through external contractors who have had 
significant prior experience, and outcomes monitored by research students. 
All groups associated with the project worked under the company aims set out by 
Peter and Scott, bringing a unified vision and objective to all who came into contact 
with the company. 
2.1 Peter Inglis – Director (Industry Supervisor) 
Peter Inglis has been involved directly with marketing research and coordination of 
Industry partners. He currently holds the following qualifications; 
 Bachelor of Science in Engineering (University of Cape Town) 
 Master of Engineering Science (University of NSW) 
 Masters in Business Administration (Brunel University, UK). 
 Member Institute of Civil Engineers 
Peter Inglis has more than 12 years experience in managing and operating his own 
companies. He developed and grew Sinogain Engineering Ltd. in Hong Kong from 
its conception in 1994 until it was sold in 2004 to WLS Holdings Ltd., a corporation 
listed on the Hong Kong GEM stock exchange.  
He introduced PK Kuepfer AG, an expensive high quality new brand of Building 
Maintenance Unit (provides access to exterior façades of high rise buildings) into the 
Hong Kong market, achieving turnover of almost A$4million a year within 3 years.  
While still in Hong Kong, he set up a similar company in Australia (Sinogain (Aust) 
Pty. Ltd), which currently performs works of up to $1 million per year. Prior to 
operating his own company he was the Project Manager responsible for all facets of 
several large scale engineering infrastructure projects in Hong Kong and New 
Zealand, from the design stage through to construction. These ranged in value up to 
A$50 million. 
2.2 Scott Geldard – Director (Industry Supervisor) 
Scott Geldard has been the primary advisor regarding technical aspects and holds the 
follow official qualifications; 
 AD Electrical Engineering (USQ) 
305 
 Certified project manager (AIPM) 
 Certified arbitrator (IAMA) 
Scott is an independent consulting project manager in the IT and communications 
fields with over 20 years in the industry. Scott established CGS Consulting and 
successfully grew it to $1.5M turnover in the latter 1990‘s. As an independent project 
manager of over 10 years, Scott was responsible for the development and delivery of 
several highly successful multimillion dollar projects for Queensland clients. This 
included the recent implementation of a new state wide communication carrier 
business across Queensland for Ergon Energy at $7M. This included the 
establishment of new business support structures, inter-business process and full 
technical implementation.  
Projects under Scott‘s direct management ranged up to $9M covering a wide range of 
areas including process, networks, IT systems, and innovation. Scott was successful 
in gaining funding from the Brisbane City Council to research promotional solar 
energy and environmental options for the city and played a significant role in the 
replacement of the city‘s traffic lights with the current LED technology. 
2.3 David Alderson (QUT Masters by Research Student) 
David Alderson currently holds a dual degree in Business and Electronic Engineering 
from QUT, however started working with LAADtech prior to completion of this 
degree in 2006. David wrote his undergraduate thesis on the communication 
structure of the display, an area taken over from Scott Menzies after his departure in 
Mid 2006. David has continued his work with LAADtech, now as a Masters by 
Research student, working with Dominic Xavier on many aspects of the display. 
David continues to play an important role in the signal processing, data path, and 
high level signal manipulation of the LAADtech display. His work has been strongly 
related to the work performed by Dominic Xavier, running at all times parallel, with 
a different component of the end product. Both students work has been driven by the 
vision of Scott Geldard and Peter Inglis and consistently coordinated with that 
performed by external contractors to the company. 
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2.4 External 
Although Peter and Scott bring significant management and project knowledge to the 
company, the manufacture and design could not have been achieved without the 
skills and experience that professionals working in industry have brought to this 
project. Two key personnel who have been intensively involved with this project are 
Mark Walker and Glenn Smith. 
2.4.1 Mark Walker 
Mark Walker has been involved with the project since 2008 as a contract 
manufacturer for Pick and Place assembly. He has since merged into a 
consulting/advisory role as well as production management which has allowed 
production information to come directly through to design. Although in constant 
communication with the company, a formal interview and design review was 
conducted with him on the 25
th
 of June 2009. 
25
th
 of June 2009 
QES (Quality Electronic Services) 
Mark Walker - Managing Director 
Unit 1A, 253 Leitchs Rd. 
Brendale, QLD 4500 
PH: 07 3205 6464 
Mob: 0438 05 6464 




Although gaining most of his experience firsthand in various roles, Marks formal 
education and training include, however are not limited to; 
 Electronic Engineering Certificate (Equivalent Associate Dip. Electronic 
Engineering) 
 Post Certificate in CAD (AutoCAD 1.1) 
 Electrical Wiring (Engineering) AS3000 (Equivalent to 3rd Yr Electrician 
wiring) 
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Since the 25th Oct 2007 to the present, Mark has been operating his own business as 
Managing director of QES Pty Ltd (Quality Electronic Services Proprietary Limited). 
The primary business focus of QES is to provide quality and affordable subcontract 
assembly to the electronics manufacturing industry in Australia, an area which Mark 
believed there was a market opportunity.  Operations from the past 2 years have 
shown that indeed there is, and his business model is working well in the economic 
and social climate of Australia. 
The projects Mark has been specifically involved with while at QES include:  
 Motor controllers for Truck tarpaulins 
 Mozzie Zappers 
 Brain Tree (company) 
 Aircraft Radios (Xcom) 
Mark‘s role with his clients is to take products from design through to 
manufacturing, with a focus on manufacturing procedures. Most clients come to QES 
without knowledge of electronics manufacturing. It is clear that there are advantages 
in design for manufacture, including the reduction of component count, through hole 
to SMD conversion and others. Mark can and does help to achieve a more 
manufacturable design for clients of QES through implementation of these points. 
When taking on a new project, Mark's primary role is to assess it for 
manufacturability. Tasks that mark is specifically involved with prior to production 
include, but are not limited to; 
 Through hole conversion to SMD 
 PCB Design and Panel-isation with attention to fiducial marks, clearances, 
breakout procedures, assembly processes required etc. 
Once the project has been made manufacturable, Marks role merges to oversee 
production, stencilling, stock control, any rework and post machine work, as well as 
final assembly. As Mark oversees the entire process from start to end, a concurrent 
engineering approach is assumed, inclusive of immediate production feedback into 
design. 
Prior to QES, Mark worked as the BDM (Business Development Manager) for 
Surtek Pty Ltd. (www.surtek.com.au) for 6 Months. After this time he was 
transferred to Production Manager for another 1.5 years, where he worked with the 
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company to reduce WiP (Working in Progress) stock by $275k and improve the cash 
flow for the company. 
Before Surtek, Mark worked for Xacta ERP (Enterprise Requirements Planning) in 
Production Management for 6 months. Marks role was primarily in finalisation of 
software to roll out 50 systems nationwide. He also provided training interstate to 
workers and eventually support for the product in some states. The system was 
commissioned with $9.5m worth of stock across the country, balanced within 
20cents, with the only issue arising in Tasmania due to a lack of invoice paper. 
Mark has also had experience in implementation of Kanban system to achieve JIT 
(Just In Time) manufacturing practice. The improved process was received well, 
however due to the cultural difference in Asia, the production manager believed he 
would lose face with upper management and the floor soon returned to previous 
arrangements. The company lost the contract to manufacture the antennas soon after 
due to quality concerns. 
Mark has also been involved with FDA certification (Class 3). Some examples of the 
requirements for FDA certification include orientation of resistor colour banding on 
circuit boards, and calibration stickers for rulers. 
From Marks experience he notes two simple points when designing for 
manufacturing production; 
1. Production must run without fail 
Downtime in large industry directly impacts profit, and production engineering is an 
often underestimated but valuable skill in achieving maximum production efficiency. 
2. Planning is paramount 
Planning for both the project and the manufacture (and integration of each) is critical 
to success. Design for Manufacture (DfM) and stage gate processes are valuable, 
however require planning to make any project viable. 
2.4.2 Glenn Smith 
Glenn smith is an accomplished Industrial designer, working for his own company, 
ivoke, as well as continuing lecturing for Queensland University of Technology. 
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Despite his significant contribution to the company and project, he was unavailable 
in the time frame to provide further information on his background and expertise for 
this report. It is satisfactory to know that he was instrumental in material testing, 
selection and initial product sketches, invaluable to the success of this project. 
2.5 Role Evaluation 
Scott Geldard, Peter Inglis, David Alderson and Dominic Xavier constitute the entire 
internal personnel base for LAADtech. David Alderson and Dominic Xavier are both 
research students and perform most of the academic and technical research and 
development of the display. Dr. Michael Mason and Associate Professor Duncan 
Campbell supervise the academic research through Queensland University of 
Technology. Scott Geldard manages technical decisions and control of features and 
functionality of the display, while Peter Inglis works mainly to manage financial and 
marketing aspects of the company. The entire team communicates, at different levels, 
with external contractors and manufacturers, to negotiate the most advantageous 
product solutions for the company. These solutions are more often than not, driven 
by marketplace information, a key part of the research compiled for the design and 
evaluation of the commercial viability of the LAADtech display. 
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Voltage 
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1 Blue LED Voltage-Current Interpolation Data 
Table 11.1 Blue LED Voltage-Current Interpolation Data 
2 Blue LED Current-Intensity Interpolation Data 
Model No. Average IL1 IL2 IL3 IL4 IL5 IL6 IL7 L1 L2 L3 L4 L5 L6 L7 
LB T676-J2K2-1 8.4 4 6 8 10 20 30 40 0.48 0.7 0.9 1 1.7 2.1 2.4 
LB T676-J2L2-1 11.8 4 6 8 10 20 30 40 0.48 0.7 0.9 1 1.7 2.1 2.4 
LB T676-K2L2-1 13.5 4 6 8 10 20 30 40 0.48 0.7 0.9 1 1.7 2.1 2.4 
LB T673-L2N1-35 24.5 4 5 8 10 20 30 40 0.45 0.54 0.82 1 1.75 2.3 2.8 
Model No.  Bin Min Intensity @ X2 Bin Max Intensity @ X2 Average I1 I2 I3 I4 I5 I6 I7 V1 V2 V3 V4 V5 V6 V7 
LB T676-J2K2-1 470 5.6 11.2 8.4 1 3.8 8.5 13 19 23 29 3.1 3.3 3.45 3.6 3.75 3.85 4 
LB T676-J2L2-1 470 5.6 18 11.8 1 3.8 8.5 13 19 23 29 3.1 3.3 3.45 3.6 3.75 3.85 4 
LB T676-K2L2-1 470 9 18 13.5 1 2.5 5.5 9 13 16 22 3.15 3.3 3.45 3.6 3.75 3.85 4 
LB T673-L2N1-35 470 14 35 24.5 0.1 1 4 15 30 70 100 2.48 2.65 2.88 3.22 3.58 4.25 4.65 
LB T676-M1N2-1 470 18 45 31.5 1 2.5 5.5 9 13 16 22 3.15 3.3 3.45 3.6 3.75 3.85 4 
LB T673-L2P1-35 470 14 56 35 0.1 1 4 15 30 70 100 2.48 2.65 2.88 3.22 3.58 4.25 4.65 
LB T673-M2P1-35 470 22.4 56 39.2 0.1 1 4 15 30 70 100 2.48 2.65 2.88 3.22 3.58 4.25 4.65 
LB T67C-P2R1-35 470 56 140 98 0.1 1 3.5 10 30 60 100 2.5 2.8 2.96 3.3 3.8 4.65 5.55 
LB T67C-P2S1-35 470 56 224 140 0.1 1 3.5 10 30 60 100 2.5 2.8 2.96 3.3 3.8 4.65 5.55 
LB T67C-Q2S1-35 470 90 224 157 0.1 1 3.5 10 30 60 100 2.5 2.8 2.96 3.3 3.8 4.65 5.55 
LB E67C-R1S2-35 470 112 280 196 0.1 1 3 10 30 60 100 2.5 2.8 2.95 3.3 3.83 4.73 5.95 
LB E6SG-S2U1-35 470 224 560 392 1 2 8 17.5 34 63 100 2.78 2.85 2.96 3.16 3.5 4 4.48 
LB G6SP-V2BB-35 470 900 2800 1850 20 50 90 140 305 550 1000 3 3.24 3.42 3.6 4 4.35 4.74 
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LB T676-M1N2-1 31.5 4 6 8 10 20 30 40 0.48 0.7 0.9 1 1.7 2.1 2.4 
LB T673-L2P1-35 35 4 5 8 10 20 30 40 0.45 0.54 0.82 1 1.75 2.3 2.8 
LB T673-M2P1-35 39.2 4 5 8 10 20 30 40 0.45 0.54 0.82 1 1.75 2.3 2.8 
LB T67C-P2R1-35 98 5 10 20 30 40 60 80 0.17 0.45 1 1.4 1.75 2.24 2.58 
LB T67C-P2S1-35 140 5 10 20 30 40 60 80 0.17 0.45 1 1.4 1.75 2.24 2.58 
LB T67C-Q2S1-35 157 5 10 20 30 40 60 80 0.17 0.45 1 1.4 1.75 2.24 2.58 
LB E67C-R1S2-35 196 8 10 20 30 50 70 80 0.235 0.3 0.7 1 1.45 1.75 1.9 
LB E6SG-S2U1-35 392 8 10 20 30 50 65 90 0.36 0.43 0.75 1 1.38 1.65 1.9 
LB G6SP-V2BB-35 1850 50 80 110 140 200 350 500 0.46 0.66 0.82 1 1.25 1.72 2 
Table 11.2 Blue LED Current-Intensity Interpolation Data 
3 Green LED Voltage-Current Interpolation Data 
Model No.  Bin Min Intensity @ X2 Bin Max Intensity @ X2 Average I1 I2 I3 I4 I5 I6 I7 V1 V2 V3 V4 V5 V6 V7 
LT T673-L2N2-35 528 14 45 29.5 0.1 1 4 15 30 50 100 2.125 2.5 2.74 3.15 3.5 3.9 4.65 
LT T673-P1Q2-25 528 45 112 78.5 0.1 1 4 15 30 50 100 2.125 2.5 2.74 3.15 3.5 3.9 4.65 
LT T673-Q1R2-25 528 71 180 125.5 0.1 1 4 15 30 50 100 2.125 2.5 2.74 3.15 3.5 3.9 4.65 
LT T673-N2S1-25 528 35 224 129.5 0.1 1 4 15 30 50 100 2.125 2.5 2.74 3.15 3.5 3.9 4.65 
LT T67C-S2U1-35 528 224 560 392 0.1 1 3.5 12 30 60 100 2.25 2.5 2.7 3.15 3.8 4.71 5.9 
LT T67C-S2V1-35 528 224 900 562 0.1 1 3.5 12 30 60 100 2.25 2.5 2.7 3.15 3.8 4.71 5.9 
LT T67C-T2V1-35 528 355 900 627.5 0.1 1 3.5 12 30 60 100 2.25 2.5 2.7 3.15 3.8 4.71 5.9 
LT E67C-U1V2-35 528 450 1120 785 0.1 1 3.5 10 30 60 100 2.23 2.5 2.7 3.06 3.8 4.65 5.55 
LT E6SG-V2AB-36 528 900 1800 1350 1 2 8 17.5 34 63 100 2.78 2.85 2.96 3.16 3.5 4 4.48 
LT G6SP-CBEB-36 528 3550 11200 7375 20 50 90 140 305 550 1000 3 3.24 3.42 3.6 4 4.35 4.74 
Table 11.3 Green LED Voltage-Current Interpolation Data 
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4 Green LED Current-Intensity Interpolation Data 
Model No. Average IL1 IL2 IL3 IL4 IL5 IL6 IL7 L1 L2 L3 L4 L5 L6 L7 
LT T673-L2N2-35 29.5 4 5 8 10 20 30 40 0.45 0.54 0.82 1 1.75 2.3 2.8 
LT T673-P1Q2-25 78.5 4 5 8 10 20 30 40 0.45 0.54 0.82 1 1.75 2.3 2.8 
LT T673-Q1R2-25 125.5 4 5 8 10 20 30 40 0.45 0.54 0.82 1 1.75 2.3 2.8 
LT T673-N2S1-25 129.5 4 5 8 10 20 30 40 0.45 0.54 0.82 1 1.75 2.3 2.8 
LT T67C-S2U1-35 392 5 10 20 30 40 60 80 0.295 0.55 1 1.35 1.65 2.1 2.4 
LT T67C-S2V1-35 562 5 10 20 30 40 60 80 0.295 0.55 1 1.35 1.65 2.1 2.4 
LT T67C-T2V1-35 627.5 5 10 20 30 40 60 80 0.295 0.55 1 1.35 1.65 2.1 2.4 
LT E67C-U1V2-35 785 8 10 20 30 50 70 90 0.35 0.42 0.74 1 1.38 1.65 1.9 
LT E6SG-V2AB-36 1350 8 10 20 30 50 65 90 0.36 0.43 0.75 1 1.38 1.65 1.9 
LT G6SP-CBEB-36 7375 50 80 110 140 200 350 500 0.52 0.71 0.87 1 1.19 1.55 1.78 
Table 11.4 Green LED Current-Intensity Interpolation Data 
5 Red LED Voltage-Current Interpolation Data 
Model No. Wavelength Bin Minimum Intensity @ X2 Bin Maximum Intensity @ X2 Average I1 I2 I3 I4 I5 I6 I7 V1 V2 V3 V4 V5 V6 V7 
LS T676-Q1R2-1 633 71 180 125.5 0.1 0.5 1 5 10 50 100 1.69 1.76 1.79 1.88 1.93 2.14 2.28 
LS T676-P2S1-1 633 56 224 140 0.1 0.5 1 5 10 50 100 1.69 1.76 1.79 1.88 1.93 2.14 2.28 
LS T676-R1S1-1 633 112 224 168 0.1 0.5 1 5 10 50 100 1.69 1.76 1.79 1.88 1.93 2.14 2.28 
LS T67B-S1T2-1 633 180 450 315 0.01 0.1 1 4 20 50 100 1.49 1.59 1.69 1.8 2.01 2.2 2.39 
LS T67B-S1U1-1 633 180 560 370 0.01 0.1 1 4 20 50 100 1.49 1.59 1.69 1.8 2.01 2.2 2.39 
LS T67B-T1U1-1 633 280 560 420 0.01 0.1 1 4 20 50 100 1.49 1.59 1.69 1.8 2.01 2.2 2.39 
LS T67F-T1V1-1 633 280 900 590 1 4.5 10 20 30 40 60 1.73 1.83 1.92 2.06 2.18 2.3 2.5 
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LR T67F-T2V2-1 625 355 1120 737.5 1 4.5 10 20 30 40 60 1.73 1.83 1.92 2.06 2.18 2.3 2.5 
LR E6SF-V2AB-1 625 900 1800 1350 1 7 15 30 50 70 100 1.71 1.83 1.9 2.02 2.14 2.26 2.43 
LR E6SF-AABB-1 625 1120 2800 1960 1 7 15 30 50 70 100 1.71 1.83 1.9 2.02 2.14 2.26 2.43 
Table 11.5 Red LED Voltage-Current Interpolation Data 
6 Red LED Current-Intensity Interpolation Data 
Model No. IL1 IL2 IL3 IL4 IL5 IL6 IL7 L1 L2 L3 L4 L5 L6 L7 
LS T676-Q1R2-1 5 7 12 20 35 55 90 0.21 0.31 0.57 1 2 3.2 5 
LS T676-P2S1-1 5 7 12 20 35 55 90 0.21 0.31 0.57 1 2 3.2 5 
LS T676-R1S1-1 5 7 12 20 35 55 90 0.21 0.31 0.57 1 2 3.2 5 
LS T67B-S1T2-1 8 10 20 30 50 70 100 0.28 0.35 0.7 1 1.6 2.1 2.6 
LS T67B-S1U1-1 8 10 20 30 50 70 100 0.28 0.35 0.7 1 1.6 2.1 2.6 
LS T67B-T1U1-1 8 10 20 30 50 70 100 0.28 0.35 0.7 1 1.6 2.1 2.6 
LS T67F-T1V1-1 5 10 20 30 50 70 100 0.21 0.49 1 1.5 2.5 3.5 5 
LR T67F-T2V2-1 5 10 20 30 50 70 100 0.21 0.49 1 1.5 2.5 3.5 5 
LR E6SF-V2AB-1 15 25 35 42 50 80 100 0.29 0.5 0.7 0.85 1 1.5 1.8 
LR E6SF-AABB-1 15 25 35 42 50 80 100 0.29 0.5 0.7 0.85 1 1.5 1.8 
Table 11.6 Green LED Current-Intensity Interpolation Data 
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Appendix C: LED Intensity and Density 
Calculations 
Results taken from data collected in Appendix B: LED Characteristics Data 
Interpolation. 
1 Blue LEDs over 20 to 60mm pitch 
Model No. Tube Pitch Lowest Intensity Possible Difference Highest Intensity Possible 
LB T676-J2K2-1 20 mm 110.88 mcd 374.22 mcd 485.10 mcd 
 
40 mm 55.44 mcd 187.11 mcd 242.55 mcd 
 
60 mm 36.96 mcd 124.74 mcd 161.70 mcd 
LB T676-J2L2-1 20 mm 155.76 mcd 525.69 mcd 681.45 mcd 
 
40 mm 77.88 mcd 262.85 mcd 340.73 mcd 
 
60 mm 51.92 mcd 175.23 mcd 227.15 mcd 
LB T676-K2L2-1 20 mm 178.20 mcd 601.43 mcd 779.63 mcd 
 
40 mm 89.10 mcd 300.71 mcd 389.81 mcd 
 
60 mm 59.40 mcd 200.48 mcd 259.88 mcd 
LB T673-L2N1-35 20 mm 303.19 mcd 1246.44 mcd 1549.63 mcd 
 
40 mm 151.59 mcd 623.22 mcd 774.81 mcd 
 
60 mm 101.06 mcd 415.48 mcd 516.54 mcd 
LB T676-M1N2-1 20 mm 415.80 mcd 1403.33 mcd 1819.13 mcd 
 
40 mm 207.90 mcd 701.66 mcd 909.56 mcd 
 
60 mm 138.60 mcd 467.78 mcd 606.38 mcd 
LB T673-L2P1-35 20 mm 433.13 mcd 1780.63 mcd 2213.75 mcd 
 
40 mm 216.56 mcd 890.31 mcd 1106.88 mcd 
 
60 mm 144.38 mcd 593.54 mcd 737.92 mcd 
LB T673-M2P1-35 20 mm 485.10 mcd 1994.30 mcd 2479.40 mcd 
 
40 mm 242.55 mcd 997.15 mcd 1239.70 mcd 
 
60 mm 161.70 mcd 664.77 mcd 826.47 mcd 
LB T67C-P2R1-35 20 mm 458.15 mcd 5578.65 mcd 6036.80 mcd 
 
40 mm 229.08 mcd 2789.33 mcd 3018.40 mcd 
 
60 mm 152.72 mcd 1859.55 mcd 2012.27 mcd 
LB T67C-P2S1-35 20 mm 654.50 mcd 7969.50 mcd 8624.00 mcd 
 
40 mm 327.25 mcd 3984.75 mcd 4312.00 mcd 
 
60 mm 218.17 mcd 2656.50 mcd 2874.67 mcd 
LB T67C-Q2S1-35 20 mm 733.98 mcd 8937.23 mcd 9671.20 mcd 
 
40 mm 366.99 mcd 4468.61 mcd 4835.60 mcd 
 
60 mm 244.66 mcd 2979.08 mcd 3223.73 mcd 
LB E67C-R1S2-35 20 mm 1266.65 mcd 8165.85 mcd 9432.50 mcd 
 
40 mm 633.33 mcd 4082.93 mcd 4716.25 mcd 
 
60 mm 422.22 mcd 2721.95 mcd 3144.17 mcd 
321 
LB E6SG-S2U1-35 20 mm 3880.80 mcd 13906.20 mcd 17787.00 mcd 
 
40 mm 1940.40 mcd 6953.10 mcd 8893.50 mcd 
 
60 mm 1293.60 mcd 4635.40 mcd 5929.00 mcd 
LB G6SP-V2BB-35 20 mm 23402.50 mcd 64102.50 mcd 87505.00 mcd 
 
40 mm 11701.25 mcd 32051.25 mcd 43752.50 mcd 
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2 Green LEDs over 20 to 60mm pitch 
Model No. Tube Pitch Lowest Intensity Possible Difference Highest Intensity Possible 
LT T673-L2N2-35 20 mm 52.15 mcd 214.40 mcd 266.55 mcd 
 
40 mm 26.08 mcd 107.20 mcd 133.28 mcd 
 
60 mm 17.38 mcd 71.47 mcd 88.85 mcd 
LT T673-P1Q2-25 20 mm 138.78 mcd 570.53 mcd 709.30 mcd 
 
40 mm 69.39 mcd 285.26 mcd 354.65 mcd 
 
60 mm 46.26 mcd 190.18 mcd 236.43 mcd 
LT T673-Q1R2-25 20 mm 221.87 mcd 912.12 mcd 1133.98 mcd 
 
40 mm 110.93 mcd 456.06 mcd 566.99 mcd 
 
60 mm 73.96 mcd 304.04 mcd 377.99 mcd 
LT T673-N2S1-25 20 mm 228.94 mcd 941.19 mcd 1170.13 mcd 
 
40 mm 114.47 mcd 470.59 mcd 585.06 mcd 
 
60 mm 76.31 mcd 313.73 mcd 390.04 mcd 
LT T67C-S2U1-35 20 mm 454.30 mcd 2779.70 mcd 3234.00 mcd 
 
40 mm 227.15 mcd 1389.85 mcd 1617.00 mcd 
 
60 mm 151.43 mcd 926.57 mcd 1078.00 mcd 
LT T67C-S2V1-35 20 mm 651.32 mcd 3985.18 mcd 4636.50 mcd 
 
40 mm 325.66 mcd 1992.59 mcd 2318.25 mcd 
 
60 mm 217.11 mcd 1328.39 mcd 1545.50 mcd 
LT T67C-T2V1-35 20 mm 727.23 mcd 4449.65 mcd 5176.88 mcd 
 
40 mm 363.61 mcd 2224.82 mcd 2588.44 mcd 
 
60 mm 242.41 mcd 1483.22 mcd 1725.63 mcd 
LT E67C-U1V2-35 20 mm 1079.38 mcd 4009.11 mcd 5088.48 mcd 
 
40 mm 539.69 mcd 2004.55 mcd 2544.24 mcd 
 
60 mm 359.79 mcd 1336.37 mcd 1696.16 mcd 
LT E6SG-V2AB-36 20 mm 1909.29 mcd 6841.61 mcd 8750.89 mcd 
 
40 mm 954.64 mcd 3420.80 mcd 4375.45 mcd 
 
60 mm 636.43 mcd 2280.54 mcd 2916.96 mcd 
LT G6SP-CBEB-36 20 mm 15066.07 mcd 29842.41 mcd 44908.48 mcd 
 
40 mm 7533.04 mcd 14921.21 mcd 22454.24 mcd 
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3 Red LEDs over 20 to 60mm pitch 
Model No. Tube Pitch Lowest Intensity Possible Difference Highest Intensity Possible 
LS T676-Q1R2-1 20 mm 241.59 mcd 3439.75 mcd 3681.33 mcd 
 
40 mm 120.79 mcd 1719.87 mcd 1840.67 mcd 
 
60 mm 80.53 mcd 1146.58 mcd 1227.11 mcd 
LS T676-P2S1-1 20 mm 269.50 mcd 3837.17 mcd 4106.67 mcd 
 
40 mm 134.75 mcd 1918.58 mcd 2053.33 mcd 
 
60 mm 89.83 mcd 1279.06 mcd 1368.89 mcd 
LS T676-R1S1-1 20 mm 323.40 mcd 4604.60 mcd 4928.00 mcd 
 
40 mm 161.70 mcd 2302.30 mcd 2464.00 mcd 
 
60 mm 107.80 mcd 1534.87 mcd 1642.67 mcd 
LS T67B-S1T2-1 20 mm 808.50 mcd 5255.25 mcd 6063.75 mcd 
 
40 mm 404.25 mcd 2627.63 mcd 3031.88 mcd 
 
60 mm 269.50 mcd 1751.75 mcd 2021.25 mcd 
LS T67B-S1U1-1 20 mm 949.67 mcd 6172.83 mcd 7122.50 mcd 
 
40 mm 474.83 mcd 3086.42 mcd 3561.25 mcd 
 
60 mm 316.56 mcd 2057.61 mcd 2374.17 mcd 
LS T67B-T1U1-1 20 mm 1078.00 mcd 7007.00 mcd 8085.00 mcd 
 
40 mm 539.00 mcd 3503.50 mcd 4042.50 mcd 
 
60 mm 359.33 mcd 2335.67 mcd 2695.00 mcd 
LS T67F-T1V1-1 20 mm 1135.75 mcd 17793.42 mcd 18929.17 mcd 
 
40 mm 567.88 mcd 8896.71 mcd 9464.58 mcd 
 
60 mm 378.58 mcd 5931.14 mcd 6309.72 mcd 
LR T67F-T2V2-1 20 mm 1419.69 mcd 22241.77 mcd 23661.46 mcd 
 
40 mm 709.84 mcd 11120.89 mcd 11830.73 mcd 
 
60 mm 473.23 mcd 7413.92 mcd 7887.15 mcd 
LR E6SF-V2AB-1 20 mm 3588.75 mcd 14973.75 mcd 18562.50 mcd 
 
40 mm 1794.38 mcd 7486.88 mcd 9281.25 mcd 
 
60 mm 1196.25 mcd 4991.25 mcd 6187.50 mcd 
LR E6SF-AABB-1 20 mm 5210.33 mcd 21739.67 mcd 26950.00 mcd 
 
40 mm 2605.17 mcd 10869.83 mcd 13475.00 mcd 
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Appendix D: LED Intensity and PWM cycle 
Table 11.7 Low, Med and High settings and resultant PWM and Intensity 
Intensity Selector Hex Conversion PWM Duty Cycle Lux Meter 
Low 0x01 1 0% 10 lux 
Low 0x02 2 0% 11 lux 
Low 0x04 4 0% 15 lux 
Low 0x08 8 1% 20 lux 
Low 0x0F 15 1% 28 lux 
Low 0x10 16 2% 30 lux 
Low 0x11 17 2% 31 lux 
Low 0x12 18 2% 32 lux 
Low 0x14 20 2% 35 lux 
Low 0x18 24 2% 41 lux 
Low 0x1F 31 3% 50 lux 
Low 0x20 32 3% 51 lux 
Low 0x21 33 3% 52 lux 
Low 0x22 34 3% 55 lux 
Low 0x24 36 4% 58 lux 
Low 0x28 40 4% 62 lux 
Low 0x2F 47 5% 70 lux 
Low 0x30 48 5% 71 lux 
Low 0x31 49 5% 72 lux 
Low 0x32 50 5% 73 lux 
Low 0x34 52 5% 76 lux 
Low 0x38 56 5% 80 lux 
Low 0x3F 63 6% 89 lux 
Low 0x40 64 6% 90 lux 
Low 0x41 65 6% 90 lux 
Low 0x42 66 6% 91 lux 
Low 0x44 68 7% 92 lux 
Low 0x48 72 7% 99 lux 
Low 0x4F 79 8% 105 lux 
Low 0x80 128 13% 150 lux 
Low 0x81 129 13% 151 lux 
Low 0x82 130 13% 152 lux 
Low 0x84 132 13% 155 lux 
Low 0x88 136 13% 158 lux 
Low 0x8F 143 14% 162 lux 
Low 0xF0 240 23% 240 lux 
Low 0xF1 241 24% 240 lux 
Low 0xF2 242 24% 240 lux 
Low 0xF4 244 24% 242 lux 
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Intensity Selector Hex Conversion PWM Duty Cycle Lux Meter 
Low 0xF8 248 24% 246 lux 
Low 0xFF 255 25% 250 lux 
Med 0x01 2 0% 11 lux 
Med 0x02 4 0% 15 lux 
Med 0x04 8 1% 20 lux 
Med 0x08 16 2% 30 lux 
Med 0x11 34 3% 52 lux 
Med 0x12 36 4% 58 lux 
Med 0x14 40 4% 61 lux 
Med 0x18 48 5% 71 lux 
Med 0x1F 62 6% 86 lux 
Med 0x21 66 6% 90 lux 
Med 0x22 68 7% 95 lux 
Med 0x24 72 7% 99 lux 
Med 0x28 80 8% 108 lux 
Med 0x2F 94 9% 120 lux 
Med 0x81 258 25% 255 lux 
Med 0x82 260 25% 258 lux 
Med 0x84 264 26% 260 lux 
Med 0x88 272 27% 265 lux 
Med 0x8F 286 28% 275 lux 
Med 0x81 516 50% 430 lux 
Med 0x82 520 51% 432 lux 
Med 0x84 528 52% 435 lux 
Med 0x88 544 53% 440 lux 
Med 0x8F 576 56% 450 lux 
Med 0xF1 968 95% 720 lux 
Med 0xF2 972 95% 725 lux 
Med 0xF4 980 96% 730 lux 
Med 0xF8 996 97% 740 lux 
Med 0xFF 1023 100% 750 lux 
High 0x01 4 0% 10 lux 
High 0x02 8 1% 18 lux 
High 0x04 16 2% 30 lux 
High 0x08 32 3% 51 lux 
High 0x0F 60 6% 85 lux 
High 0x10 64 6% 90 lux 
High 0x11 68 7% 92 lux 
High 0x12 72 7% 99 lux 
High 0x14 80 8% 106 lux 
High 0x18 96 9% 121 lux 
High 0x1F 124 12% 147 lux 
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Intensity Selector Hex Conversion PWM Duty Cycle Lux Meter 
High 0x20 128 13% 150 lux 
High 0x21 132 13% 154 lux 
High 0x22 136 13% 158 lux 
High 0x24 144 14% 164 lux 
High 0x28 160 16% 178 lux 
High 0x2F 188 18% 200 lux 
High 0x40 256 25% 250 lux 
High 0x41 260 25% 254 lux 
High 0x42 264 26% 258 lux 
High 0x44 272 27% 262 lux 
High 0x48 288 28% 275 lux 
High 0x4F 316 31% 295 lux 
High 0x80 512 50% 429 lux 
High 0x81 516 50% 430 lux 
High 0x82 520 51% 432 lux 
High 0x84 528 52% 440 lux 
High 0x88 544 53% 450 lux 
High 0x8F 572 56% 480 lux 
High 0xF0 964 94% 720 lux 
High 0xF1 968 95% 725 lux 
High 0xF2 972 95% 725 lux 
High 0xF4 980 96% 725 lux 
High 0xF8 996 97% 730 lux 
High 0xFF 1023 100% 730 lux 
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Appendix E: Tabulated Power Supply Testing Results 
1 3V3 Converter Results, L = 33uH, RTSET = 100k, COUT = 20uF 
1.1 Input Voltage = 9.06V 
Values R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 
VOUT (V) 3.42 3.42 3.42 3.42 3.42 3.42 3.43 3.43 3.43 3.44 3.44 3.43 3.43 3.49 3.52 
IOUT (mA) 0.00 30.51 34.78 38.00 46.67 54.94 64.30 85.54 105.20 167.55 249.80 301.90 353.40 447.40 502.80 
POUT (W) 0.00 0.10 0.12 0.13 0.16 0.19 0.22 0.29 0.36 0.58 0.86 1.04 1.21 1.56 1.77 
VR (mV) 300.00 480.00 530.00 560.00 600.00 660.00 700.00 800.00 800.00 1.08 1.30 1.42 1.64 2.38 2.42 
IIN (mA) 3.33 17.04 19.63 21.17 25.52 29.72 34.59 45.80 56.40 91.50 139.30 170.40 203.80 292.20 355.70 
PIN (W) 0.03 0.15 0.18 0.19 0.23 0.27 0.31 0.41 0.51 0.83 1.26 1.54 1.85 2.65 3.22 
Efficiency 0% 68% 67% 68% 69% 70% 70% 71% 71% 69% 68% 67% 66% 59% 55% 
1.2 Input Voltage = 15V 
Values R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 
VOUT (V) 3.41 3.42 3.42 3.42 3.42 3.42 3.43 3.44 3.46 3.48 3.45 3.45 3.47 3.51 3.55 3.60 
IOUT (mA) 0.00 30.30 35.90 39.90 47.60 54.70 65.70 89.00 117.70 159.20 248.80 302.10 380.60 403.10 450.20 527.10 
POUT (W) 0.00 0.10 0.12 0.14 0.16 0.19 0.23 0.31 0.41 0.55 0.86 1.04 1.32 1.42 1.60 1.90 
VR (mV) 500.00 500.00 580.00 600.00 720.00 800.00 930.00 1.12 1.31 1.54 1.80 1.64 2.64 3.04 2.86 3.58 
IIN (mA) 5.33 14.48 13.86 15.11 17.52 19.86 23.61 32.51 43.50 60.10 87.10 105.80 139.80 160.80 201.70 270.30 
PIN (W) 0.08 0.22 0.21 0.23 0.26 0.30 0.35 0.49 0.65 0.90 1.31 1.59 2.10 2.41 3.03 4.05 
Efficiency 0% 48% 59% 60% 62% 63% 64% 63% 62% 62% 66% 66% 63% 59% 53% 47% 
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1.3 Input Voltage = 20V 
Values R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 
VOUT (V) 3.41 3.41 3.41 3.41 3.41 3.42 3.42 3.44 3.46 3.49 3.51 3.46 3.46 3.48 3.52 3.58 
IOUT (mA) 0.00 29.70 35.00 40.50 46.90 57.30 66.60 84.70 115.10 151.50 207.20 252.40 302.50 347.90 413.60 460.70 
POUT (W) 0.00 0.10 0.12 0.14 0.16 0.20 0.23 0.29 0.40 0.53 0.73 0.87 1.05 1.21 1.46 1.65 
VR (mV) 540.00 640.00 760.00 620.00 640.00 700.00 780.00 1.10 1.36 1.68 2.54 2.22 1.80 2.56 3.46 2.86 
IIN (mA) 3.09 9.88 11.02 12.12 13.57 16.02 18.24 23.87 32.77 44.10 62.30 68.20 81.80 96.80 128.80 158.10 
PIN (W) 0.06 0.20 0.22 0.24 0.27 0.32 0.36 0.48 0.66 0.88 1.25 1.36 1.64 1.94 2.58 3.16 
Efficiency 0% 51% 54% 57% 59% 61% 62% 61% 61% 60% 58% 64% 64% 62% 57% 52% 
1.4 Input Voltage = 30V 
Values R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 
VOUT (V) 3.41 3.42 3.42 3.42 3.42 3.43 3.43 3.45 3.48 3.47 3.54 3.48 3.46 3.50 3.54 3.57 
IOUT (mA) 0.00 31.30 34.20 40.10 46.60 53.80 68.00 91.20 122.30 156.70 201.10 253.20 300.90 350.80 408.00 458.30 
POUT (W) 0.00 0.11 0.12 0.14 0.16 0.18 0.23 0.31 0.43 0.54 0.71 0.88 1.04 1.23 1.45 1.63 
VR (mV) 260.00 780.00 820.00 840.00 880.00 920.00 1.05 1.26 1.62 2.16 2.12 2.86 2.08 3.00 3.76 4.24 
IIN (mA) 2.62 7.90 8.35 9.48 10.59 11.87 14.44 18.91 25.05 31.90 43.10 48.60 55.20 68.30 87.60 109.10 
PIN (W) 0.08 0.24 0.25 0.28 0.32 0.36 0.43 0.57 0.75 0.96 1.29 1.46 1.66 2.05 2.63 3.27 
Efficiency 0% 45% 47% 48% 50% 52% 54% 56% 57% 57% 55% 60% 63% 60% 55% 50% 
1.5 Input Voltage = 40V 
Values R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 
VOUT (V) 3.41 3.42 3.42 3.43 3.43 3.43 3.44 3.44 3.46 3.50 3.54 3.50 3.46 3.50 3.54 3.52 
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IOUT (mA) 0.00 32.50 34.00 42.40 47.20 54.80 70.60 85.20 110.00 150.90 205.40 255.20 307.10 356.00 401.30 452.60 
POUT (W) 0.00 0.11 0.12 0.15 0.16 0.19 0.24 0.29 0.38 0.53 0.73 0.89 1.06 1.25 1.42 1.59 
VR (mV) 320.00 1.00 960.00 960.00 960.00 960.00 1.04 1.20 1.40 2.28 3.48 3.44 3.40 3.16 3.84 4.28 
IIN (mA) 1.77 6.14 6.34 7.40 8.05 9.07 11.17 13.19 16.91 23.77 34.36 38.88 43.40 53.70 65.50 81.30 
PIN (W) 0.07 0.25 0.25 0.30 0.32 0.36 0.45 0.53 0.68 0.95 1.37 1.56 1.74 2.15 2.62 3.25 
Efficiency 0% 45% 46% 49% 50% 52% 54% 56% 56% 56% 53% 57% 61% 58% 54% 49% 
1.6 Input Voltage = 48V 
Values R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 
VOUT (V) 3.40 3.41 3.42 3.42 3.42 3.42 3.43 3.43 3.44 3.48 3.53 3.49 3.48 3.50 3.53 3.48 
IOUT (mA) 0.00 31.70 35.80 40.10 47.80 54.60 64.40 81.90 110.70 148.10 200.20 248.20 303.30 359.60 404.10 443.40 
POUT (W) 0.00 0.11 0.12 0.14 0.16 0.19 0.22 0.28 0.38 0.52 0.71 0.87 1.05 1.26 1.43 1.54 
VR (mV) 400.00 880.00 920.00 920.00 920.00 960.00 1.00 1.08 1.28 1.72 3.24 3.36 3.32 3.24 3.92 4.36 
IIN (mA) 1.75 5.45 5.88 6.37 7.24 8.01 9.10 11.04 14.26 19.45 28.10 32.33 37.84 46.80 57.10 66.20 
PIN (W) 0.08 0.26 0.28 0.31 0.35 0.38 0.44 0.53 0.68 0.93 1.35 1.55 1.82 2.25 2.74 3.18 
Efficiency 0% 41% 43% 45% 47% 49% 51% 53% 56% 55% 52% 56% 58% 56% 52% 49% 
1 3V3 Modified Converter Results, L = 50uH, RTSET = 67k7, COUT = 250uF 
1.1 Input Voltage = 8.08V 
Values R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 R17 R18 R19 R20 
VOUT (V) 3.40 3.40 3.40 3.40 3.40 3.40 3.40 3.40 3.40 3.40 3.40 3.39 3.39 3.39 3.39 3.38 3.38 3.38 3.37 3.37 
IOUT (mA) 0.00 30.10 33.00 38.90 45.40 53.90 64.80 82.40 113.60 195.20 251.20 304.60 350.20 406.60 447.20 490.60 576.40 617.20 705.20 845.00 
POUT (W) 0.00 0.10 0.11 0.13 0.15 0.18 0.22 0.28 0.39 0.66 0.85 1.03 1.19 1.38 1.51 1.66 1.95 2.09 2.38 2.85 
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VR (mV) 160 220 220 180 220 240 260 270 290 300 300 300 280 300 300 40 40 50 40 40 
IIN (mA) 8.65 24.14 20.51 23.40 26.54 30.72 36.17 45.10 61.20 104.90 136.40 167.60 194.80 229.20 256.30 286.00 343.70 377.10 403.00 496.00 
PIN (W) 0.07 0.20 0.17 0.19 0.21 0.25 0.29 0.36 0.49 0.85 1.10 1.35 1.57 1.85 2.07 2.31 2.78 3.05 3.26 4.01 
Efficiency 0% 53% 68% 70% 72% 74% 75% 77% 78% 78% 77% 76% 75% 74% 73% 72% 70% 68% 73% 71% 
1.2 Input Voltage = 15V 
Values R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 
VOUT (V) 3.40 3.40 3.40 3.40 3.40 3.40 3.40 3.40 3.40 3.40 3.40 3.40 3.40 3.39 3.39 3.39 
IOUT (mA) 0.00 31.90 35.00 40.70 48.00 53.80 66.60 83.20 118.70 203.30 252.40 302.80 355.50 407.00 450.00 514.80 
POUT (W) 0.00 0.11 0.12 0.14 0.16 0.18 0.23 0.28 0.40 0.69 0.86 1.03 1.21 1.38 1.53 1.74 
VR (mV) 100 160 120 380 390 410 420 430 440 460 460 480 460 460 480 480 
IIN (mA) 3.59 12.39 13.13 14.69 16.60 18.25 21.88 26.60 36.78 61.80 76.50 92.00 108.10 124.30 138.50 159.90 
PIN (W) 0.05 0.19 0.20 0.22 0.25 0.27 0.33 0.40 0.55 0.93 1.15 1.38 1.62 1.86 2.08 2.40 
Efficiency 0% 58% 60% 63% 66% 67% 69% 71% 73% 75% 75% 75% 74% 74% 73% 73% 
1.3 Input Voltage = 20V 
Values R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 R17 R18 R19 
VOUT (V) 3.40 3.40 3.41 3.41 3.41 3.41 3.41 3.41 3.40 3.40 3.40 3.40 3.40 3.40 3.39 3.39 3.39 3.39 3.38 
IOUT (mA) 0.00 30.30 34.80 40.10 47.40 53.20 64.80 84.50 121.20 199.80 247.90 315.40 350.60 407.70 449.20 510.10 550.00 600.00 659.30 
POUT (W) 0.00 0.10 0.12 0.14 0.16 0.18 0.22 0.29 0.41 0.68 0.84 1.07 1.19 1.38 1.52 1.73 1.86 2.03 2.23 
VR (mV) 200 480 480 480 490 490 490 500 520 560 580 580 580 570 560 560 560 560 580 
IIN (mA) 3.25 9.72 10.62 11.71 13.19 14.39 16.75 21.02 29.12 46.80 57.70 73.00 81.10 94.50 105.10 120.40 133.00 143.20 159.80 
PIN (W) 0.07 0.19 0.21 0.23 0.26 0.29 0.34 0.42 0.58 0.94 1.15 1.46 1.62 1.89 2.10 2.41 2.66 2.86 3.20 
Efficiency 0% 53% 56% 58% 61% 63% 66% 68% 71% 73% 73% 73% 73% 73% 73% 72% 70% 71% 70% 
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1.4 Input Voltage = 30V 
Values R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 R17 R18 R19 
VOUT (V) 3.40 3.40 3.40 3.40 3.40 3.41 3.41 3.41 3.41 3.41 3.41 3.41 3.40 3.40 3.40 3.40 3.39 3.39 3.39 
IOUT (mA) 0.00 30.70 34.40 40.70 45.90 54.20 68.00 85.50 118.80 147.70 198.70 249.80 312.80 354.40 406.90 450.40 507.50 550.20 602.50 
POUT (W) 0.00 0.10 0.12 0.14 0.16 0.18 0.23 0.29 0.40 0.50 0.68 0.85 1.06 1.21 1.38 1.53 1.72 1.87 2.04 
VR (mV) 240 600 620 620 620 610 620 620 620 640 690 720 740 740 730 740 740 700 700 
IIN (mA) 2.61 7.46 8.00 8.94 9.71 10.94 12.95 15.54 20.37 24.69 32.56 40.40 50.30 56.70 65.10 72.00 81.60 89.00 98.30 
PIN (W) 0.08 0.22 0.24 0.27 0.29 0.33 0.39 0.47 0.61 0.74 0.98 1.21 1.51 1.70 1.95 2.16 2.45 2.67 2.95 
Efficiency 0% 47% 49% 52% 54% 56% 60% 62% 66% 68% 69% 70% 71% 71% 71% 71% 70% 70% 69% 
1.5 Input Voltage = 40V 
Values R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 R17 R18 R19 
VOUT (V) 3.40 3.40 3.40 3.40 3.41 3.41 3.41 3.41 3.41 3.41 3.41 3.41 3.41 3.40 3.40 3.40 3.40 3.39 3.39 
IOUT (mA) 0.00 29.90 33.60 39.80 49.50 54.50 65.00 82.80 115.40 150.00 202.80 254.20 311.50 350.90 406.50 458.80 508.80 558.80 621.10 
POUT (W) 0.00 0.10 0.11 0.14 0.17 0.19 0.22 0.28 0.39 0.51 0.69 0.87 1.06 1.19 1.38 1.56 1.73 1.90 2.11 
VR (mV) 320 700 700 700 700 710 700 710 700 700 760 820 820 830 840 820 830 840 840 
IIN (mA) 1.91 5.80 6.20 6.91 8.02 8.58 9.78 11.79 15.45 19.30 25.43 31.42 38.29 43.00 49.20 55.60 62.10 68.80 76.90 
PIN (W) 0.08 0.23 0.25 0.28 0.32 0.34 0.39 0.47 0.62 0.77 1.02 1.26 1.53 1.72 1.97 2.22 2.48 2.75 3.08 
Efficiency 0% 44% 46% 49% 53% 54% 57% 60% 64% 66% 68% 69% 69% 69% 70% 70% 70% 69% 68% 
1.6 Input Voltage = 48V 
Values R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 R17 R18 R19 
VOUT (V) 3.40 3.40 3.40 3.40 3.40 3.40 3.40 3.41 3.41 3.41 3.41 3.41 3.41 3.40 3.40 3.40 3.40 3.39 3.39 
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IOUT (mA) 0.00 30.60 31.60 41.50 46.30 53.80 65.00 84.60 112.20 158.80 205.60 253.40 310.00 362.60 407.20 452.90 501.90 556.20 609.80 
POUT (W) 0.00 0.10 0.11 0.14 0.16 0.18 0.22 0.29 0.38 0.54 0.70 0.86 1.06 1.23 1.38 1.54 1.70 1.89 2.07 
VR (mV) 340 400 420 740 700 740 740 740 740 740 780 850 900 900 910 910 900 900 900 
IIN (mA) 1.87 5.36 5.46 6.42 6.86 7.59 8.67 10.55 13.21 17.58 22.16 26.87 32.68 37.43 41.70 46.70 52.10 57.70 63.30 
PIN (W) 0.09 0.26 0.26 0.31 0.33 0.36 0.42 0.51 0.63 0.84 1.06 1.29 1.57 1.80 2.00 2.24 2.50 2.77 3.04 
Efficiency 0% 40% 41% 46% 48% 50% 53% 57% 60% 64% 66% 67% 67% 69% 69% 69% 68% 68% 68% 
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UV Stable Y? Y    Y Y Y Y 
Tensile Strength 
(MPa) 
60 60 67.98 62.05 69.64 61.98 67.57 74.46 53.92 



























398.15 / 288.15 
5000/20000 hours 
398.15 / 288.15 
5000/20000 hours 





70         
Thermal 
Conductivity (W/mK) 
   0.2018  0.2115   0.2162 
Dielectric Strength 
KV/mm 
28 28 378  410   508 381 
Light Transmittance 
(ASTN D 1003 %) 





1.2 1.2 1.19 1.2  1.2 1.19 1.19 1.16 
Table 11.8 Material options for plastic extruded elongated member 
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Gap Pad VO Gap Pad VO Soft 
Gap Pad VO Ultra 
Soft 
ThermaGap 174 Thermagap 274 Thermagap 574 
Physical 
Color Visual Gold / Pink Mauve / Pink Mauve/Pink Light Purple Green Light Grey 
Reinforcement 
Carrier 
*** Sil-Pad Sil-Pad Sil-Pad 
Woven Glass, 
Aluminum foil, 
Thermal base stock 
Woven Glass, 
Aluminum foil, 
Thermal base stock 
Woven Glass, 
Aluminum foil, 




0.020 - 0.250 0.020 - 0.200 0.020 - 0.250 0.02-0.2 0.02-0.2 0.02-0.2 
Inherent Surface 
Tack, 1 or 2 sided 
*** Adhesive one side. Adhesive one side. Adhesive one side. Adhesive one side. Adhesive one side. Adhesive one side. 
Hardness, bulk 
rubber, (Shore 00) 
ASTM 
D2240 
40 25 5 55 60 20 
Continuous Use 
Temp., (°F) 
















1011 1011 1011 1E+12 1E+12 1E+12 







0.8 0.8 1 1.1 0.9 1.2 
Table 11.9 Various thermal transfer materials and properties [92][91] 
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ring), bonding, over 
moulding (cables, connectors 
etc) 
   









Keeping frequencies low, 
shielding, twisting HF 
signals 




















Enclosure per SC 
All 
 
Box each end of the SC with 
separate, replaceable PCB in 
each 










10 tube block configuration 
   
U6 1 
 
1 1 1 Low Cost 
Assembly - materials, 
tooling, common 




Utilise standards (commonly 
done practises), limit tools 
(processes), limit time and 
labour, reduce individual 
components 





Modular Off the self where possible All 
 
Sourcing as much as 
possible, both manufacturing 
process wise and components 
(standards all the way) 







Live Fault Diagnostic - End 
of Session physical check 
All 
 
Record critical Faults - non-
critical possibly later for 
fault prediction. 
























































































Testing Fault Diagnostics All 
 
Data sent via handshake 
(Segment Controller), Tri-
state loop (Slave Tubes) 





Modular Detach modules for packing All 
 
Simple detach of power, 






Ability to replace all 
components at service level 
All 
 
Design ability to remove 
mechanical fastenings at 
IP65, although not 
necessarily easily removed 
within the block of 10 





Modular Interface to all environments All 
 
Header bar adjustable 
laterally, and with potential 
for multiple/ slide fittings 
Custom header bar for 
each situation which 








Common Tools (Size and 
Style of fasteners) 
All 
 
Use standard bolt sizes and 
minimise variation of type of 
fastener (IKEA principal) 
   
U14 5 
    
Modular 
48m2-48m2 interface for 
giant screens (signal, power 
and support alignment) 
All 
 
Step each screen set slightly 
behind the other with 
independent rigging 











Straight Cat-5e possibly with 





SC to SC cable SC interconnect cable Cable 
 
Cat-5e cable with IP65 
connectors (both ends) 
Separate Power and 
Signal with slack 







SC to TC cable 




Ribbon Cable, embedded in 
moulding to IP65 
Connection in board 
























































































Modular Electrical Cable Interface Cable 
 
Ability to plug power and 
signal lines between blocks 
of 10 at IP65 rating 











IP65 over-moulded harness 
of ribbon with parallel IDC's 
left slightly out of moulding 
   








Maximum pitch of 60, using 





Angled exit of 







20-80 pitch cable Cable 
 
60mm maximum pitch 
Cable will be at 80mm 
with management 
strategies for smaller 
resolution (keep in 
mind possible 60mm -














Cable will be twisted pair + 
shielded for all HF signals 
Line Drivers for all 







Shielding critical signals Cable 
 
Drain wires along shield and 
differential signal sending to 
minimise effect of 
interference drift 







Power and Ethernet in one Cable 
 
Multi-cored solution with 











Disconnect only possible at 
point of service through 
background box 
Removable back 
























































































TC to TC Cable 
Management 




Parallel over-moulded in end 
cap with a bias to the upper 
and lower rear corners 
(essentially cable exits 
moulding at an angle which 
minimising bend angle 
outside the curve) 





SC entry location 
of cables 




Exit bottom, Enter Top 
Enter on side top, Exit 
on same side-bottom 












Service Only, cable 
discarded, PCBs must be 
removed/removable. Tube 
end/moulding discarded with 
moulding 











All cables sealed at MC, all 
Cables sealed at header, 
cables not sealed at 
computer, possibility to use 
D-sub IP67 connector off 
shelf to header bar 
Not sealed at MC (8 












End cap integral to cable 
such that tube between end 
caps is non-unique, and that 
end cap-tube relationship is 








MC DVI Cable 




MC moved to interior near 
source 
Fibre DVI must be 
























































































Replace a MC Quick change of MC's Cable 
 
MC moved to interior near 
source 
All ports pluggable to 
IP65, both directions, 







SC to TC Cable 
Management 




Ribbon cable relocated to be 
set in/out from box such that 
interface does not occur in 
perpendicular plane to cable 
face. 





SC to first TC 
connector 




Dual IDC connector on 





Board to Board 
Connection 
PCB signal and power Connector 
 
ZIF slide connection 
Daughter PCB as 





SC to remaining 
TC connect 




single IDC in moulded over 











Through Header bar 







Parallel Signal supply Connector 
 
Integrated in end cap - IDC 







Ethernet SC-SC connector Connector 
 
IP65 - Possible integrate with 
power - otherwise standard 
cat-5e 












Checking of high flex points, 
visual examination of 
connectors, colour changing 
crystal 







Fitment and Ingress (1 Tube) Mechanical 
Testing 



























































































EU Waste Standards Mechanical 
Testing 
Final 
Glenn to check from 
materials perspective, and 
Dave and Dom to check from 
Electronics End 








Inserting and assembling 
PCBs in PC tube 
Mechanical 
 
In groove from end 
Top down from 









Eliminate excess, wall 


















End Cap Cable Entry Both Ends Mechanical 
 
Ability to remove – over-
moulded wit cable 
Ends integral to back - 










UV stabilised Poly carbonate Lexcon - Partex 
  
Me8 1 Issue 1 1 
 
Modular 
Vertical Connection of 
modules - Segment 
connection 
Mechanical 







PCB-PCB join to allow for 
LED pattern as well as 
connector (Board to Board) 
and to allow for end cap 
between LEDs without 
compromising pattern… 
Mechanical 
























































































Roll to Roll 
Secure 










Roll to Roll 
Alignment 




Single long header bar - 








     
Me13 2 
 
1 1 1 
Tube Assembly 
PCB 
PCB insertion Mechanical 
 
Tracks in tube 







Ease of insertion of end cap Mechanical 
 
Clamp/Screw fix - non-
permanent - narrow tube by 
3.2mm 
   
Me15 3 
 
1 1 1 PCB Visual Colour of PCB Mechanical 
 
Tessellating pattern of LED's 
- printing on PCBs 
Changing the colour 





PCB Material FR5, Aluminium Mechanical 






Dimensions of PCB 
according to pitch 
Mechanical 
 
As small as possible 










Profile of populated board 
according to tube 
requirements 





Sun Reflection Viewing/angle Mechanical 
 
Flat surface - slightly face 
down 
Minimum radius 






Minimisation of unwanted 
bend and flex 
Mechanical 
 
I or H section - aluminium 
support (act as heat sink as 
well) 










stand off for interference but 





Space at back of 
PCBs 




connector profile - back 
























































































PCB Position in 
tube 
Vertical alignment and fixing Mechanical 
 


















PCB in Tube 
Key to prevent PCB moving 
laterally inside tube 
Mechanical 












tessellating pattern of 












Back cover solid 
Screen print back - 





Light to people 
in building 




Back cover treatment to 50% 
of side, prevents light 
bending out around the sides. 





Viewing Angle Direction of tubes/LEDs Mechanical 
 
Perpendicular to ground, 
tending forward problem 
may work in our favour? 





Self Cleaning Materials Resist attraction Mechanical 
 
Static attraction? Earthed? 
Front face planar without 
features to allow for easy 
wipe down/hose off 





Easy to Clean Spider, dirt, wipe face Mechanical 
 
Free from obstruction for 






created by PCB 
tracks 
Effect over time Mechanical 
 
Not an option, might be 
tested for later models much 
further down track 
























































































Branding Product Awareness Mechanical 
 
Screen Print PCBS? 
Screen Print back with 










IP rating should exclude 





MC Form Box required to MC Mechanical 
 
Not an issue due to change in 
placement of MC    
Me36 5 
    
Variation of tube 
length 
Ability to disconnect middle 
parts on tube 
Mechanical 
 
Not available in this design 
   
Me37 5 
    
FPCB in flex 
tube 
Ability to turn round corners Mechanical 
 
Not available in this design 









Meets Electrical Installation Power 
Testing 
Final 
Restrict High Voltage 
supplies to source, Off shelf 
240V converters 
Induction - double 







20-80mm supply change Power 
 
Using an n+1 system and 
being able to wind up or 
wind down the power 
supplies to cater for demand 
Reduce change to 20-
60mm - less variation 
in power 
vary intensity 










As close as possible without 
visual or audio impact - close 
in order to reduce losses 
Battery storage close 







How each SC gets power Power 
 
High voltage DC from 
previous tube or AC/DC 
converters if first SC 
Induction - High 
Voltage 
AC-AC convertor- 
SC's get low 








How each tube gets power Power 
 
Distributed by SC over 
ribbon cable at same DC 
voltage 
Induction to every 
tube 
AC-DC convertor 









AC-DC conversion - V/A Power 
 
Distribute power over 
























































































Power Supply to 
tubes 




Ribbon cable from SC Straight to every tube 






Power Entry to 
screen 
top or bottom or option Power 
 
Bottom - Power on low 
resistance bus 
Ability to distribute 










Sealing Power cables Power 
 
Specialised footer to cap 












through efficiency in LEDs, 
power supplies, power 
converts and voltage 
converted to 
Utilise renewable 











Power cable gland 







How the MC gets power Power 
 
Separate 240V Supply 
Connect onto power 






















Yearly qualified Electrician 












Off self ip65 container 
n+1 system to lessen 











Large amounts of heat 




Utilise external heat sink 
bolted to metal box 
containing power circuitry 
Off shelf box with 








Linking multiple switches Signal 
Testing 
Proto 
KS8993 Managed switch to 
































































































Get ML04 development kit 














multitasking (capability to 
handle Ethernet 
simultaneously 








Data handling in SC (RAM) Signal 
Testing 
Proto 










Proto FPGA to 
Ethernet Speed 





Ethernet programmed by 







Comply with Standards Signal 
Testing 
Final 












FPGA switch - DVI IN - 
Specialised board 
Personal Computer 
with DVI capture 
Development 
















Visual inspection and 
adjustment 
Temperature - lifetime 














JTAG over Ethernet for 
software - secondary flash in 
microcontroller 





MC Attachment Secure connection of the MC Signal 
 
Away from screen - at source 





MC Location Position of the MC Signal 
 
Separate box rack or 
otherwise mounted 
Slimline form in 





Signal Interface PC - DVI Signal 
 
DVI-D input only with pre-
processing done before   
Internal 




























































































Input Equipment Location of computer/input Signal 
 
maximum 250 metres away 
(maximum of Ethernet cables 
Use fibre for longer 





MC to Header 
for signal 
distribution 
Each rolls connection to a 
point in Header 
Signal 
 
Switch located at MC with 
multiple cat5e cables to rolls 
Switch located at 
screen with cables in 
header/footer 
multiple gigabit 








Transport of MC … Signal 
 







48m2-48m2 interface for 




Master controller operates 
per roll, and multiple 
Ethernet cables pass down 











SPI /I2C temperature sensor 



















Multiple light sensors over 
screen - take average 
single separate sensor 





Suitability of X 
Mech 












attach to support 
cable 
Integrity of the mechanism Support 
Testing 
Proto 
Clip mechanism fixed to 
cable - slides on tube 
Clip mechanism fixed 










Adapt for failure of X system Support 
 
Single point fixed pitch 
structure 











SC part of header 







20-80 pitch support Support 
 
Supported by header and 
























































































Suspension Hanging of a complete roll Support 
 
support to suspension bar 





Deployment Ease of setup Support 
 
bottom up 










20mm-small box known size 
40mm-easier to resize 










Vertically stacked on a 
scissor fold and deployed 
from the bottom up 












3 settings - 20 to 60mm 








Perform task (interface) Support 
 
bind /cleat/trap 







Compressive Strength for X 
at every 10 tube 
Support 
 
next tube will pull up or 
down, use same point 
between segments 





Hoist Tension up and down Support 
 
custom 







Ability to layer screen evenly Support 
 
interlock SC/tube and 







Ability to ‗fold‘ display Support 








Additive Force multiple tube 
layers 
Support 






Interface between screen 
(signal and power) 
Support 
























































































Footer Weight for support mech Support 







Make Harness- attach tubes Support 







Assemble whole roll Support 





Replace a SC 
(support) 
Removal from supports Support 





Replace a tube 
(support) 
Removal from supports Support 






How will the packed screen 
be moved 
Support 







Tube Profile (Hanging) Support 








3rd Party interface - Header 
adaptability 
Support 





Last tube on roll 
support 
How to work in with footer 
and X config 
Support 






Travel Container (boxes per 
roll) 
Support 





In box protection Layer to layer protection Support 








common tube connection to 
support 
Support 

























































































from tube to 
suspension 
secure fasten of fitting to 
tube and replace 
Support 






position in box 
how do the support cables 
lie/bend 
Support 








Detachment from rest of roll Support 





Movement of SC 
box 




Box firmly attached to tube, 
or attached directly to the 
support system 







Ability to switch position Support 
 
Harness eliminates need 





Testing out of 
box in office 
Ability to easily get to any 
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Appendix I: LED Board Schematics and Layout Prints 





















































Appendix L: Segment Controller Test Board Targets 
Table 11.10 Test Targets for Segment Controller Test Boards 
No. Device Under Test Test capability Test Condition Criteria 
1 Ethernet 
1.1 Ethernet Physical Layer 
Ability to use different connections 
and still achieve a reliable Ethernet 
connection 
RJ45 without magnetics (capacitive coupling) versus RJ45 with 
magnetics 
RJ45 without magnetics is the cheaper solution and is therefore 
optimal. RJ45 with magnetics is a safe and space-saving alternative 
1.2 Ethernet Switch 
Ability to forward packets to the next 
switch 
Send throughput packets at high speed 
Switch must reliably forward packets without corruption of the 
packet 
Switch must not try to resend any failed packet beyond the 
minimum speed required 
Switch must only delay the packet by 1/40 of the maximum time 
delay such that 40 switches can be placed in series 
1.3 
MII between switch and 
microcontroller 
Ability to send and receive data from 
the master controller 
Implement Ethernet protocol with two-way communication Test sending and receiving data from both ports 1 and 2 
1.4 
Number of test boards on 
a network 
Ability to reach the maximum number 
of test boards required on a network 
Begin with a one to one connection and monitor the effects of 
adding test boards 
Forty test boards are required in a network 
1.5 MAC Addressing 
Ability to utilise MAC filtering for 
packet receiving off Ethernet line 
Send packets not addressed to chip on Ethernet line and examine 
serial outputs 
Serial outputs should not show that any new data has been received 
when packets of different MAC addresses are supplied 
Serial outputs should detect new data when packets of correct MAC 
address are supplied 
1.6 Interference 
Proximity of HF Ethernet devices near 
LF power devices 
Operate devices normally with increasing proximity to each 
other and check Error Rates from Ethernet device output 
Error rates should not increase to unacceptable levels 
Vary load on the output of power circuitry to vary switch 
frequency of converters and check Error Rates Ethernet device 
output 
Ultimately there should be no correlation between BER and switch 
mode power supply frequency as this will change rapidly across 
infinite frequencies, however will cause most interference if large 
currents are switched 
1.7 Error Rate 
Frequency of failed packets and fall 
back states 
Extend Ethernet to maximum data rates with maximum slave 
nodes attached to a network and store packet diagnostics in the 
slave controllers 
It is important that the frame success rate is extremely high and the 
data within a frame is not corrupted. 
1.8 
Slave to host 
communications 
Ability to control all sending centrally 
at the host 
Slaves must wait for host to allow a slave to send data 
There is a minimal amount of data needed to be sent from the slave 
to the host and the controlled environment should provide a 




Ability to control all of the Ethernet 
switch registers by the microprocessor 
Set solely by SPI or MIIM or is both required. Should all only 
need to be soft coded 
Either SPI or MIIM will be possible as the only link required to 





Ability of microprocessors to drive 
Allegro6281 inputs. 
Write simple microprocessor program to simulate calculation 
and provide signals necessary to drive Allegro6281 devices, 
connect output to a series of Allegro6281 devices (LED board) 
Check LEDs attached to Allegro6281 devices for normal operation 
according to program code. 
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No. Device Under Test Test capability Test Condition Criteria 
2.2 
Speed of Ethernet 
processing 
Ability to store Ethernet data and still 
have enough processing time for 
algorithm implementation 
The microcontroller should be set to store the Ethernet data 
directly to memory using DMA and not interrupt the processor 
There should be minimal delays in this area as the microprocessor 
is designed for Ethernet 
2.3 
Processor Speed / Code 
optimisation 
Ability of small microprocessors to 
compute algorithms 
Write algorithm to a microprocessor and generate latch function 
at the end of each calculation period. Use Keil development suite 
Check frequency of latch and ensure that this is lower than the time 
available between when data has been received and refresh latch is 




Ability of microprocessors to be re-
programmed in circuit 
Start with blank microprocessors and send basic Allegro output 
program via Ethernet, restart boards. Basic code stored in 
secondary flash so the primary can be updated over Ethernet 
Microprocessor Boards should drive outputs to allegro6281 devices 
corresponding to the programmed pattern 
2.5 Speed of I/O Ports 
Ability to generate sufficiently fast 
outputs from the microprocessor to the 
IDC 
Measure the outputs on an oscilloscope to test the frequency 
reached. Attach an LED board to ensure it is operational 
The maximum output of the microprocessor is 1kHz and should not 
present any problems in speed 
2.6 
Size of programming 
memory 
Ability to code all the required 
functionality on the microprocessor 
The chip chosen has 512kbits of primary flash memory (the 
highest possible in the family). There is also a secondary flash of 
32kbits and an additional I2C EEPROM 
Using these flash memories correctly allows for versatility in the 
code giving ample room for a high level of functionality 
2.7 
EMI on ribbon cable 
lines 
Radiation and Interference with other 
signals 
Sending differential signals at low frequency. Test by using 
varying frequency in close proximity 
Should be little effect due to differential pairs and the cable is likely 
to be shielded also 
2.8 Temperature 
Placing a temperature sensor on each 
board 
Test the variance in temperature in different modes of operation 
Temperature must be below the maximum ratings for the 
components chosen 
3 Power 
3.1 Max Load 
Test maximum loading of the supply 
and cables for stability at static 
maximum load condition 
Attach resistors of correct resistance and power dissipation to 
output of coils 
Voltage should be maintained across the resistor indicating that 
maximum current is flowing through the resistor, and hence that 
maximum power is being provided by the coils. 
3.2 Voltage Regulators 
Voltage regulators give a correct and 
constant voltage out 
3.3V and 5V switch mode regulators. 
Voltage must be accurate at 3.3V and supply sufficient power to 
drive chips without discontinuity. 
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Appendix M: PIC16F Code for 16LED Prototype Board 
list  p=16f690  ;list directive to define processor 
#include <P16F690.inc> ;processor specific variable definitions 
__CONFIG  _CP_OFF & _CPD_OFF & _PWRTE_ON & _WDT_OFF & _INTRC_OSC_NOCLKOUT & _MCLRE_OFF & _FCMEN_OFF & _IESO_OFF 







































#DEFINE LATCH PORTA,1   ;actual pins defined with names 
#DEFINE DATA0 PORTA,0   ;set variable 'LATCH' to drive pin high 
#DEFINE DATA1 PORTA,2 
#DEFINE CLOCK PORTA,5 
 
 org 0x06     ;code memory 
 
start 
 banksel  PORTA   ;select memory bank p33 
 clrf  PORTA   ;set outputs low 
 banksel  ANSEL   ;select memory bank p33 
 clrf  ANSEL   ;digital I/O 
 banksel  TRISA   ;select memory bank p33 
 clrf  TRISA   ;set all pins to output 
 banksel  0x00   ;select memory bank p33 
; goto  main   ;start main code (skip subroutines) 
 
setupstreams 
 clrf pulse0 
 movlw d'1' 
 movwf pulse1 
 movlw d'2' 
 movwf pulse2 
 movlw d'4' 
 movwf pulse4 
 movlw d'8' 
 movwf pulse8 
 movlw d'16' 
 movwf pulse16 
 movlw d'32' 
 movwf pulse32 
 movlw d'36' 
 movwf pulse36 
 movlw d'64' 
 movwf pulse64 
 movlw d'73' 
 movwf pulse73 
 movlw d'109' 
 movwf pulse109 
 movlw d'128' 
 movwf pulse128 
 movlw d'146' 
 movwf pulse146 
 movlw d'182' 
 movwf pulse182 
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 movlw d'219' 
 movwf pulse219 
 movlw d'255' 
 movwf pulse255 
 goto main 
 
displayupdate 
 movwf holdtime 
displayupdate1 
 call onerefresh 
 decfsz holdtime,1 
 goto delay7cycles 
 retlw d'1' 
 
delay7cycles 
 movlw d'1' 
 movwf refreshdelay1 
 decfsz refreshdelay1,1 
 goto $-1 
 nop 
 goto displayupdate1 
onerefresh 
serialdatain 
 bcf DATA0 
 btfsc wave,0 
 bsf DATA0 
 bsf CLOCK 
 bcf CLOCK 
 
 bcf DATA0 
 btfsc wave,1 
 bsf DATA0 
 bsf CLOCK 
 bcf CLOCK 
 
 bcf DATA0 
 btfsc wave,2 
 bsf DATA0 
 bsf CLOCK 
 bcf CLOCK 
 
 bcf DATA0 
 btfsc wave,3 
 bsf DATA0 
 bsf CLOCK 
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 bcf CLOCK 
 
 bcf DATA0 
 btfsc wave,4 
 bsf DATA0 
 bsf CLOCK 
 bcf CLOCK 
 
 bcf DATA0 
 btfsc wave,5 
 bsf DATA0 
 bsf CLOCK 
 bcf CLOCK 
 
 bcf DATA0 
 btfsc wave,6 
 bsf DATA0 
 bsf CLOCK 
 bcf CLOCK 
 
 bcf DATA0 
 btfsc wave,7 
 bsf DATA0 
 bsf CLOCK 
 bcf CLOCK 
 
latch 
 bsf LATCH 
 bcf LATCH 
 
refreshdelay 
 movlw d'189' 
 movwf refreshdelay1 
 movlw d'2' 
 movwf refreshdelay2 
 decfsz refreshdelay2,1 
 goto $-1 
 decfsz refreshdelay1,1 
 goto $-5 
 movlw d'1' 
 movwf refreshdelay1 
 decfsz refreshdelay1,1 




 retlw d'1' 
 
xrefreshdelay    ;subroutine to delay 
 movlw d'255'  ;pre-defined numbers to achieve 1s delay 
 movwf refreshdelay1 
 movlw d'60' 
 movwf refreshdelay2 
 movlw d'20' 
 movwf refreshdelay3 
 decfsz refreshdelay3,F ;decrement variable, store in variable 
 goto $-1  ;skip back 1 line if not 0, repeat until 0 
 decfsz refreshdelay2,F ;decrement variable 
 goto $-5  ;skip back 5 lines if not 0, repeat until 0 
 decfsz refreshdelay1,F ;decrement variable 
 goto $-9  ;skip back 9 lines if not 0, repeat until 0  
 return   ;return from subroutine 
 
triggerlatch    ;subroutine to latch data onto LEDs 
 bsf LATCH  ;set pin defined as LATCH 
 bcf LATCH  ;clear LATCH 
 return   ;return from subroutine 
 
triggerclock    ;subroutine to clock data into Allegros 
 bsf CLOCK  ;set pin defined as CLOCK 
 bcf CLOCK  ;clear CLOCK 
 return   ;return from subroutine 
 
onetrain    ;subroutine to pulse 1 train into Allegros (one refresh) 
 movf wave8,W   ;make wave8 current 8bit train (right of PCB4) 
 movwf wave 
 call onetrainloop  ;call subroutine to pulse in 8bit train (wave8) 
 movf wave7,W   ;make wave7 current 8bit train (left of PCB4) 
 movwf wave 
 call onetrainloop  ;call subroutine to pulse in 8bit train 
 movf wave6,W   ;make wave6 current 8bit train (right of PCB3) 
 movwf wave 
 call onetrainloop  ;call subroutine to pulse in 8bit train 
 movf wave5,W   ;make wave5 current 8bit train (left of PCB3) 
 movwf wave 
 call onetrainloop  ;call subroutine to pulse in 8bit train 
 movf wave4,W   ;make wave4 current 8bit train (right of PCB2) 
 movwf wave 
 call onetrainloop  ;call subroutine to pulse in 8bit train 
 movf wave3,W   ;make wave3 current 8bit train (left of PCB2) 
 movwf wave 
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 call onetrainloop  ;call subroutine to pulse in 8bit train 
 movf wave2,W   ;make wave2 current 8bit train (right of PCB1) 
 movwf wave 
 call onetrainloop  ;call subroutine to pulse in 8bit train 
 movf wave1,W   ;make wave1 current 8bit train (left of PCB1) 
 movwf wave 
 call onetrainloop  ;call subroutine to pulse in 8bit train 
 call triggerlatch  ;call subroutine to latch data onto LEDs 
 call refreshdelay  ;call subroutine to delay time by 1 refresh 
 return   ;return from subroutine 
 
onetrainloop    ;subroutine to pulse in 8bit train to Allegros 
 movlw d'4'   ;4 major and 4 minor pixels, or bits to pulse in 
 movwf bitcount  ;to count current bit of 8bit train 
 
onetrainrepeat    ;repeat this section to cover each bit of train 
 bcf DATA0  ;clear data pin (channel A) 
 btfsc wave,0  ;test LSB (right pixel) of wave data 
 bsf DATA0  ;set data output pin if LSB is high 
 
 rrf wave,F ;rotate wave data to the right, new LSB was 2nd LSB (2nd right pixel) 
 bcf DATA1  ;clear data pin (channel B) 
 btfsc wave,0  ;test new LSB (2nd right pixel) of wave data 
 bsf DATA1  ;set data output pin if new LSB is high 
 call triggerclock  ;clock data into Allegros 
 
 rrf wave,F ;rotate wave data to right again, new LSB was 3rd LSB 
 decfsz bitcount,F  ;decrement bit counter, (repeat section 4 times) 
 goto onetrainrepeat  ;repeat, now new LSB is 3rd right pixel, 3rd bit in 8bit train 
 return   ;once finished 4 times (all 8bit train) return from subroutine 
 
main     ;main code section 
     ;load number into wave1-wave8, call onetrain 
     ;repeat for each refresh to produce display 
chaserfast 
 movlw d'8' 
 movwf looptime 
 movf pulse1,0 
 movwf wave 
 movlw d'8' 
 call displayupdate 
 
 movf pulse2,0 
 movwf wave 
 movlw d'8' 
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 call displayupdate 
 
 movf pulse4,0 
 movwf wave 
 movlw d'8' 
 call displayupdate 
 
 movf pulse8,0 
 movwf wave 
 movlw d'8' 
 call displayupdate 
 
 movf pulse16,0 
 movwf wave 
 movlw d'8' 
 call displayupdate 
 
 movf pulse32,0 
 movwf wave 
 movlw d'8' 
 call displayupdate 
 
 movf pulse64,0 
 movwf wave 
 movlw d'8' 
 call displayupdate 
 
 movf pulse128,0 
 movwf wave 
 movlw d'8' 
 call displayupdate 
 
 decfsz looptime,1 
 goto $-d'33' 
 
chaserslow 
 movlw d'8' 
 movwf looptime 
 movf pulse1,0 
 movwf wave 
 movlw d'16' 
 call displayupdate 
 
 movf pulse2,0 
 movwf wave 
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 movlw d'16' 
 call displayupdate 
 
 movf pulse4,0 
 movwf wave 
 movlw d'16' 
 call displayupdate 
 
 movf pulse8,0 
 movwf wave 
 movlw d'16' 
 call displayupdate 
 
 movf pulse16,0 
 movwf wave 
 movlw d'16' 
 call displayupdate 
 
 movf pulse32,0 
 movwf wave 
 movlw d'16' 
 call displayupdate 
 
 movf pulse64,0 
 movwf wave 
 movlw d'16' 
 call displayupdate 
 
 movf pulse128,0 
 movwf wave 
 movlw d'16' 
 call displayupdate 
 
 decfsz looptime,1 
 goto $-d'33' 
 
blankpulse8 
 clrf wave 
 movlw d'255' 
 call displayupdate 
 
 goto main  ;repeat main code section 
 END   ;directive 'end of program' 
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11 Pins only 




GND 31V shorted to GND 
31V Fixed, Some 
strange behaviour of 
data LEDs, Requires 
Ethernet Rework for 






1V8 + 3V3 
shorted to 
GND Fixed 
Ethernet Failed - Port 2(1) 







at 1V8 instead 
of 3V3 Fixed 
Ethernet 











11PC No.2 (J6_DC1), Pin 
No.5 (DATA) held at 2.5V, 
yet multimeter says short to 




















11PC No.20 Not 











11PC No. 17, 
and 18 need to 
be replaced, 
11PC No. 20 
Not working 
11PC No. 20 













All three connectors appear 
identical to a working 
connector with the 
oscilloscope, the only thing 
they have in common is 
U3_DC2, can see some 
potential shorts on U6_I2, 
however this shouldn't 
affect these connectors... 
not sure on this one. Please 




Work Fully Tested and Loaded 
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11PC No.2 (J6_DC1), Pin 
No.5 (DATA) running at ½ 
voltage, multimeter 
confirms short to ground on 













JTAG Issues on 
































1V8 + 3V3 
shorted to 
































Tube No. 16 Dark, Entire 






5V shorted to 










GND 31V shorted to GND 
31V Fixed, Requires 
Ethernet Rework for 






1V3 shown on 
3V3 rail 
1V3 shown 








































JTAG Issues on 









































Not Working, 14 
Intermittent 
11PC No.5,11,15,17,19 
Not Working, 12 & 14 
Intermittent, Power Supply 












11PC No. 10 
Not Working, 
Replace 11PC 
No. 15, No. 19 
and No. 20 







1 - 2 
Pins 
Shorted 









biased 31V to 
GND (~1.2k, 
should be 1M) 
11PC No.7 Not 
Working 
11PC No.7 Not 
Working 




11PC No. 5 & 
15 needs 
replacing, No. 
7 Not Working 
11PC No. 7 Not 
Working 











3v3 shorted to 
GND Fixed 
Ethernet 










JTAG Issues on 
Processor No.1 Fixed 
012 Ethernet Working 1st Time Failed Ethernet Ethernet Failed - Port 2(2) Port 1(2) or Port 1(2) or Replace Port 1(2) or Port 2(1) Not 
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on one of 
these 





































11PC No. 6 
Not working 
and No. 17 
needs 
replacing. 
11PC No. 6 Not 
Working 




























No Problems - Clearly something 

















Cannot test top 10 Tubes as 









No Voltage on 3V3 or 1V8 





te 3V3 shorted to GND 3V3 shorted to GND 
3V3 Fixed, Requires 
Ethernet Rework for 





te 3V3 shorted to GND 3V3 shorted to GND 
3V3 Fixed, Requires 
Ethernet Rework for 











11PC No.17 (J4_DC2), Pin 
No.9 (BuffOUT) at 0V, 
when should be at 3V3, 
multimeter confirms short 





Fully Tested and Loaded - Clearly something 
went wrong from here 
Top 10 Tubes no longer 
working - Common 
Signals NOT normal, 
OE is held high, 
appears to be a bias 
condition on U1_DC1 
due to HiZ in U9_M1, 
Suggest replacement of 
U9_M1 and just to be 

























   
3V3 shorted to GND 
3V3 Fixed, Something 
not quite right with 
Status LEDs 5_DC1 
and 6_DC1, requires 
Ethernet Rework for 




















Cannot test as Ethernet 






   
Working 1st 

































































- Port 1 
External 
Ethernet Failed - Port 1(1) 
Error 
Ethernet Failed 













      
Ethernet 






      
Ethernet 






      
Ethernet 






      
Ethernet 







      
Ethernet 











used at QES 
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Appendix O: BOM for Test Boards 
Table 11.11 BOM for Test Boards (Segment Controller) 
Comment Description Footprint Library Reference Manufacturer Manufacturers Part No. QTY 




 CAP ELECT .1UF 50V VS Vishay/Sprague 293D104X9050A2TE3 8 
CAP .1UF 25V CERAMIC 
X7R 0603 
Kemet - C0603C104J3RACTU  
CAP .1UF 25V CERAMIC 
X7R 0603 
Kemet C0603C104J3RACTU 8 
CAP CERAMIC 22PF 50V 
0603 SMD 
Panasonic - ECG ECJ-1VC1H220J  
CAP CERAMIC 22PF 50V 
0603 SMD 
Panasonic - ECG ECJ-1VC1H220J 2 
CAP 8.0PF 50V CERAMIC 
0603 SMD 
Panasonic - ECG - ECJ-1VC1H080D  
CAP 8.0PF 50V CERAMIC 
0603 SMD 
Panasonic - ECG ECJ-1VC1H080D 2 
CAP CER 10000PF 16V10% 
X7R 0603 
Murata Electronics North America - 
GRM188R71C103KA01D 
 
CAP CER 10000PF 16V 




CAP .22UF 50V ELECT VS 
BI-POLAR 
Panasonic - ECG EEE-1HAR22NR  
CAP .22UF 50V ELECT 
VS BI-POLAR 
Panasonic - ECG EEE-1HAR22NR 2 
CAP 1500UF 35V ELECT 
FK SMD 
Panasonic - ECG EEV-FK1V152M  
CAP 1500UF 35V ELECT 
FK SMD 
Panasonic - ECG EEV-FK1V152M 2 
LED TOPLED 520NM 
GREEN 4PLCC 
Osram Opto Semiconductors Inc - LT 
E6SG-V2AB-36 
P-LCC-4 




LT E6SG-V2AB-36 2 
LED TOPLED 464NM 
BLUE 4PLCC 
Osram Opto Semiconductors Inc - LB 
E6SG-S2U1-35 
P-LCC-4 







RECT BRIDGE GPP 50V 
8A GBU 
Diodes Inc - GBU8005  
RECT BRIDGE GPP 50V 
8A GBU 
Diodes Inc GBU8005 2 
DIODE SCHOTTKY 1A 
60V SMA 
Vishay/General Semiconductor - 
SS16-E3/11 
 





CONN RJ45 8-8 
W/TRANSFORMER 
Wurth Electronics Inc - 7498011002  





CONN RJ45 MOD JACK 
R/A SMD 
Amphenol Commercial Products - 
RJSSE-5080 
 






CONN HDR 3.5MM 2POS 
135 TIN ORG 
Weidmuller - 1643330000  
CONN HDR 3.5MM 2POS 135 TIN 
ORG 
Weidmuller 1643330000 1 
CONN HEADER 6POS 
.100" VERT TIN 
Molex/Waldom Electronics Corp - 
15-91-2060 
 
CONN HEADER 6POS 




CONN HEADER 34POS 
SMT VERT 30AU 
3M - N2534-6V0C-RB-WF  
CONN HEADER 34POS 
SMT VERT 30AU 
3M N2534-6V0C-RB-WF 1 
CONN HEADER 50POS 
SMT VERT 30AU 
3M - N2550-6V0C-RB-WG  
CONN HEADER 50POS 
SMT VERT 30AU 
3M N2550-6V0C-RB-WG 2 
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Comment Description Footprint Library Reference Manufacturer Manufacturers Part No. QTY 
INDUCTOR 47UH 20% 
SMD 
Taiyo Yuden - NR3015T470M  
INDUCTOR 47UH 20% 
SMD 
Taiyo Yuden NR3015T470M 1 
INDUCTOR 22UH 2.5A 
20% SMD 
Taiyo Yuden - NR10050T220M  
INDUCTOR 22UH 2.5A 
20% SMD 
Taiyo Yuden NR10050T220M 1 
RES 10.0K OHM 1/10W 
1% 0603 SMD 
Yageo - RC0603FR-0710KL RES 0603 
RES 10.0K OHM 1/10W 
1% 0603 SMD 
Yageo RC0603FR-0710 KL 4 
RES 220 OHM 1/10W 5% 
0603 SMD 
Yageo - RC0603JR-07220RL RES 0603 
RES 220 OHM 1/10W 5% 
0603 SMD 
Yageo RC0603JR-07220 RL 6 
RES 49.9 OHM 1/10W 1% 
0603 SMD 
Yageo - RC0603FR-0749R9L RES 0603 
RES 49.9 OHM 1/10W 1% 
0603 SMD 
Yageo RC0603FR-0749 R9L 24 
RES 4.70K OHM 1/10W 
1% 0603 SMD 
Yageo - RC0603FR-074K7L RES 0603 
RES 4.70K OHM 1/10W 
1% 0603 SMD 
Yageo RC0603FR-074K 7L 1 
RES 3.01K OHM 1/10W 
1% 0603 SMD 
Yageo - RC0603FR-073K01L RES 0603 
RES 3.01K OHM 1/10W 
1% 0603 SMD 
Yageo RC0603FR-073K 01L 1 
RES 17.8K OHM 1/10W 
1% 0603 SMD 
Yageo - RC0603FR-0717K8L RES 0603 
RES 17.8K OHM 1/10W 
1% 0603 SMD 
Yageo RC0603FR-0717 K8L 1 
RES 10.2K OHM 1/10W 
.5% 0603 SMD 
Yageo - RC0603FR-0749R9L RES 0603 
RES 10.2K OHM 1/10W 
.5% 0603 SMD 
Yageo RT0603DRD0710 K2L 1 
RES 121K OHM 1/10W 
1% 0603 SMD 
Yageo - RC0603FR-07121KL RES 0603 
RES 121K OHM 1/10W 
1% 0603 SMD 
Yageo RC0603FR-0712 1KL 1 
RES 3.90K OHM 1/10W 
1% 0603 SMD 
Yageo - RC0603FR-073K9L RES 0603 
RES 3.90K OHM 1/10W 
1% 0603 SMD 
Yageo RC0603FR-073K 9L 1 
RES 1.20K OHM 1/10W 
1% 0603 SMD 
Yageo - RC0603FR-071K2L RES 0603 
RES 1.20K OHM 1/10W 
1% 0603 SMD 
Yageo RC0603FR-071K 2L 1 
RES 33.0K OHM 1/10W 
1% 0603 SMD 
Yageo - RC0603FR-0733KL RES 0603 
RES 33.0K OHM 1/10W 
1% 0603 SMD 
Yageo RC0603FR-0733 KL 1 
SWITCH ROTARY SPDT 
SMD J-LEAD 
Copal Electronics Inc - CS-4-12XTA  
SWITCH ROTARY SPDT 
SMD J-LEAD 
Copal Electronics Inc CS-4-12XTA 2 
KEYSWITCH RACON 8 
PCB SMD 
C&K Components - 1.14100.5030000  
KEYSWITCH RACON 8 
PCB SMD 
C&K Components 1.14100.5030000 1 
IC SWITCH 10/100 
W/TXRX 128PQFP 
Micrel Inc - KSZ8993ML  
IC SWITCH 10/100 
W/TXRX 128PQFP 
Micrel Inc KSZ8993ML 1 
IC QUAD DIFF LINE 
DRVR 16-SOIC 
Texas Instruments - AM26C31CD  
IC QUAD DIFF LINE 
DRVR 16-SOIC 
Texas Instruments AM26C31CD 8 





MCU 512KB FLASH 96K 
RAM 128LQFP 
STMicroelectronics STR912FAW44X6 1 
IC TEMP SENSOR 
DIGITAL 8-TSSOP 
NXP Semiconductors - SE95DP-T  





IC SERIAL EEPROM 128K 
1.8V 8SOIC 
Microchip Technology - 
24AA128-I/SN 
 
IC SERIAL EEPROM 




IC QUAD DIFF LINE Texas Instruments - AM26LS33ACD  IC QUAD DIFF LINE Texas Instruments AM26LS33ACD 1 
394 
Comment Description Footprint Library Reference Manufacturer Manufacturers Part No. QTY 
RCVR 16-SOIC RCVR 16-SOIC 
IC REG HV STEP DOWN 8-
SOIC 
Allegro Microsystems Inc - 
A8499SLJTR-T 
 





CRYSTAL 32.768KHZ 6PF 
SMD 
ECS Inc - ECS-.327-6-17X-TR  






CRYSTAL 25.000000 MHZ 
SMD 8PF 
NDK - NX5032GA-25.000000MHZ  
CRYSTAL 25.000000 MHZ 
SMD 8PF 
NDK NX5032GA-25.000000MHZ 1 
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Appendix P: Wavelength and Doping 
Materials 
Table 11.12 Semiconductor Materials for varying wavelengths of emitted light and 




Voltage [V] Semiconductor Material 
Infrared λ > 760 ΔV < 1.9 
Gallium arsenide (GaAs) 
Aluminium gallium arsenide (AlGaAs) 
Red 610 < λ < 760 
1.63 < ΔV < 
2.03 
Aluminium gallium arsenide (AlGaAs) 
Gallium arsenide phosphide (GaAsP) 
Aluminium gallium indium phosphide (AlGaInP) 
Gallium(III) phosphide (GaP) 
Orange 590 < λ < 610 
2.03 < ΔV < 
2.10 
Gallium arsenide phosphide (GaAsP) 
Aluminium gallium indium phosphide (AlGaInP) 
Gallium(III) phosphide (GaP) 
Yellow 570 < λ < 590 
2.10 < ΔV < 
2.18 
Gallium arsenide phosphide (GaAsP) 
Aluminium gallium indium phosphide (AlGaInP) 
Gallium(III) phosphide (GaP) 
Green 500 < λ < 570 2.18 < ΔV < 4.0 
Indium gallium nitride (InGaN) / Gallium(III) 
nitride (GaN) 
Gallium(III) phosphide (GaP) 
Aluminium gallium indium phosphide (AlGaInP) 
Aluminium gallium phosphide (AlGaP) 
Blue 450 < λ < 500 2.48 < ΔV < 3.7 
Zinc selenide (ZnSe) 
Indium gallium nitride (InGaN) 
Silicon carbide (SiC) as substrate 
Silicon (Si) as substrate — (under development) 
Violet 400 < λ < 450 2.76 < ΔV < 4.0 Indium gallium nitride (InGaN) 
Ultraviole
t 
λ < 400 3.1 < ΔV < 4.4 
diamond (C) 
Aluminium nitride (AlN) 
Aluminium gallium nitride (AlGaN) 
Aluminium gallium indium nitride (AlGaInN) — 
(down to 210 nm[29]) 
Note that activation voltage is directly proportional to the negativity of the 
semiconductor material (given in eV) that provides the ‗band gap‘. Hence activation 
voltage should be proportional to the energy of the wave, and inversely proportional 
to the wavelength, as the following plot illustrates for various colours. 
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Figure 11.3 Activation voltage vs. emitted wavelength with trend line, illustrating 





















Emitted Wavelength (nm) 
 Activation Voltage vs. Emitted 
Wavelength 
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Appendix Q: Core Area Calculation 
1 Core Area 
Assuming material properties, frequency of operation and power transfer are fixed, 
the core area is the only property that can be modified to minimise the effect of the 
inductance in the phase shift of the transformer magnetisation current. 
Assuming each core is of the same shape and properties, the magnetising inductance 
will be the same by a substitution of Lenz‘s and Faradays Law‘s [101]; 
  
   




Since each device will act as an inductor, the inductor equation holds [101]; 





Granted that the change of current with respect to time will be identical for each 
transformer since they exist all in the same AC loop, then it can be assumed that the 
voltage across each inductor is the same, such that the primary magnetising circuit 
can be modelled; 
 
Figure 11.4 Voltage across multiple windings on separate cores for series connected 
transformers 
Each inductor having nP windings (note subscript p or s for primary or secondary 
respectively to differentiate between the ―number of transformers‖ – n – without 
subscript) around multiple similar core‘s with; area AC, permeability: µC, and 
magnetic path: ℓm, excited by similar alternating current, gives the loop equation; 
Vi-1 Vi-2 Vi-3 Vi-n 
Vi‘-n Vi‘-1 Vi‘-1 Vi‘-1 
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      (                     )
 (                         ) 
Simplifying knowing the voltages are similar, the total number of cores on a line, and 
the shape of the waveform; 
            
          
The second primary winding of each inductor is not closely coupled to the first 
winding, rather, passing through several other transformers. Every other transformer 
appears as an inductance between the windings which alters the alignment of the 
voltage and current waveforms, changing the power factor from the first to second 
primary windings. The most out of phase case of this occurs at the first transformer 
where every all other transformers exist between the first half and second half of the 
primary windings. The maximum phase shift between voltage and current can be 
calculated; 
 
Figure 11.5 Equivalent model of the first transformer representing other transformers as 
a summed inductive and resistive load 
Equivalent values for these components can be found by knowing the Real and 
Reactive power dissipated in the system. Calculating the Real power dissipated in the 
resistance of the windings; 
  




    
 
     
 
[11.3] 
Where RW is the resistance per meter of wire in the primary windings, and lW is the 
total length of all the windings. 
Calculating the Reactive power due to the inductance in the windings; 
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[11.4] 
Where the total inductance, (specified by LTot) is the sum of the inductances for all 
transformers, such that; 
  
    
 
     
 
[11.5] 
Such that the maximum change in the phase between the voltage and current of the 
first primary winding and second primary winding is; 
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[11.6] 
Substituting the inductance of the core; 
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[11.7] 
The angle expressed in this equation should be kept to a minimum such that the 
second primary coil potential remains comparatively in phase with the first coil. The 
power factor can be used as an indication, kept above 0.95 for efficient operation. 
       (    ) 
[11.8] 
By substituting and rearranging this equation the core area AC can then be calculated; 
     (    )       (
      
      
    
)    (     (    ))  
      
      
    
   
 
      
      




The core area is also governed by the maximum loss which is permissible in the 
system. The total loss of the transformer is governed by three main losses; 
Hysteresis, winding resistance and the reluctance of the magnetic path. The 
behaviour of a particular material during magnetisation can be described by a loss 
co-efficient and a loss exponent; Kfe and β respectively. For silicon steel grade M27 
described in [102], these constants are calculated as follows; 
2 Core Loss Coefficient 
The power loss of the core is defined as [101]; 




From manufactures data of Electrical Steel [103], substituting the first row into the 
above equation gives; 
           
 
          
         *
 
  ⁄ + 
[11.11] 
Utilising the density of M27 Silicon Steel from the same manufacturer [102]; 
    *   ⁄ +      *
 
  ⁄ +      [
  
   
⁄ ]  (
 [ ]
   [  ]
)
 
            *    ⁄ + 
[11.12] 




] for a silicon steel core. 
3 Core Loss Exponent 
Substituting the second row, as well as the Kfe material constant from above; 
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[11.13] 
The core loss exponent for a silicon steel core β = 1.94608. This is significantly 
lower than the constants provided for bulk ferrite [102]. 
Utilising the general loss equation, the loss constants and a maximum amount of loss 
per transformer, a minimum size of the core emerges from the maximum flux density 
value. 
This can then be utilised, along with the maximum area of the core to maintain a 
power factor of 0.95, to see a range of core sizes available. If a range exists between 
the minimum and maximum core sizes permissible, then it would be theoretically 
possible to connect the cores in this manner, to inductively transfer energy to the 
LED boards, without electrical contact. 
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Appendix R: Ivoke: LAADtech 3.0 Visual 
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Appendix S: Mass Transit Design 
Document 
This document aims to provide an overview of the modification of the LAADtech 
screen for use as an interactive mass transit display. The document includes a design 
summary for features of the LAADtech which are iterated in the Mass Transit model, 
leading into a brief introduction to the concept of the modified design, with problem 
identification and solution proposals for the device, leading into a list of 
requirements for the design, and specifications for the electronic and physical 
components of the display. 
1 LAADtech Design Specifications 
The ‗Mass Transit‘ concept is an extension of the existing LAADtech Patent, of 
which specifies the design of electronics, physical and layout options of the 
LAADtech display. These items are utilised in the Mass Transit concept as a variant 
of original display, hence are assumed base knowledge for this design. Modifications 
have been made specifically to communication, orientation, and arrangement of the 
constituent components, of which has been explicitly detailed in the following 
sections. 
2 Introduction 
The concept is born from the envisaged visual effect of a motion image displayed at 
close range to mass transport systems, such as trains. The display would be placed on 
existing features, such as in transport tunnels, blanketing the outside wall of the 
viewer. The display, stretching the entire length of the tunnel or structure, would roll 
the image along with the mass transit system, such that the image sequence would 
appear to be played directly outside the transit system windows. 
This is inherently different to other applications where the display and viewer are 
located relatively static to each other. The versatility in construction of the 
LAADtech display, comprised of a multitude of longitudinal sources means that it 
can be organised to take advantage of the linear movement of the transport system. 
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The LAADtech display has several advantages which lend its adaptation to this 
specific application. These include, distributed communication techniques, low 
profile, light weight, and unique arrangement. There are however, some issues which 
need to be examined and overcome to utilise the display in this circumstance. 
3 Problem Definition 
The issues which arise with current technology, driving the development of the 
display are identified as follows:  
1. Narrow available profile, often not linear in all directions 
Often areas between transit systems‘ paths and fixed features are minimal and the 
path curvature cannot accommodate current technology. Current LED screens are 
rigid with a substantial thickness of driver circuitry, designed with linear facets. 
2. Robust to environmental conditions 
The display must operate in harsh conditions, removed and replaced during 
maintenance, and must not cause inconvenience to standard line maintenance. 
3. Transmission of active signal over large distances reliably at required speed 
Train tunnels can be significantly long, spanning minimum 300 meters. Current 
technology uses high frequency short range techniques, for relatively high density 
displays which is not suited to this application. 
4. LED arrangement not suitable 
Traditional LED screens may have LEDs arranged in linear horizontal and vertical 
patterns to form square pixels, best suited to provide a full resolution for a stationary 
audience. This does not take advantage of the moment of the train such that 
utilisation of current technology in this application would be un-economically viable. 
5. Active content cannot be utilised 
Current promotional material in tunnels is static, and aimed at a static audience, 
currently audience still in motion is not exploited. 
6. Interactive display 
406 
The current technology has little to no feedback between viewer and display, the 
transit system must move the image with the viewer. Implying that it can extrapolate 
where the viewer will be by the next frame. To move the image with the viewer, 
there must be an input to the display of the viewer speed and location. 
7. The image must move with the viewer 
Previous displays, the relative position of the viewer and screen is static, the mass 
transit system will be in linear motion and the display is required to maintain contact 
with the viewer, while refreshing frames of active content. There is essentially two 
rates of change here, the linear shifting of the image, as well as the frame rate.  The 
frame rate will remain static, while the shift rate will be changing, the overlapping of 
these two rates need to be overcome to create a single refresh rate. 
8. Misalignment of the speed and position readings with the image 
Differences of calculated and actual position at any point in time will cause the 
image to ‗jitter‘ or shift rapidly back and forth in the horizontal direction relative to 
the viewer. 
4 Solution Proposal 
The LAADtech tunnel display will address each of these identified problems utilising 
existing problem solutions from parallel models. 
1. Flexible Low Profile 
Current design specifications for the LAADtech display incorporate a low profile 
‗tube‘ layout, where by low power, low profile circuitry is encapsulated in a poly 
carbonate tube. The need for large power supplies and heavy equipment is eliminated 
at the screen face, leaving a bare minimum of decoding circuitry. This provides a low 
profile, modular unit, which is not restricted to the planar faces that similar displays 
are. 
Relatively small tubes ensure that the display can mould to curvatures in the course 
and wall without having to modify the structure in any way. 
2. Robust to environmental conditions 
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Current design specifications already define the level of environmental separation to 
provide reliable operation sufficient to the needs for this specific display. 
3. Transmission of active signal over large distances reliably at required speed 
Current design specifications have already detailed the signalling technique for the 
display and this parallel model will utilise a similar, if not identical, structure of 
signalling. Utilising a Corner, and sequenced Row controller to communicate 
between DVI and LED interface. 
4. LED arrangement not suitable 
A full matrix arrangement of LEDs as present in fixed devices, although could be 
utilised, would not be optimal for this situation. Due to the motion of the train, and 
the magnitude of the display, a sparse horizontal, and dense vertical arrangement is 
much more desirable. It will be possible to achieve this by creating a large horizontal 
spacing between high density tubes along the face of the wall. This will provide 
initial cost benefit by reducing the number of constituent components used. 
5. Active content cannot be utilised 
Although many audiences have been cornered by advertising, motion advertising in 
mass transit systems has not been exploited. Static advertisements have already been 
explored on transit walls to some effect however, motion images have not been 
utilised due to the need for the audience to be static to sample more than a brief few 
frames. This system overcomes this by creating a virtual screen in a larger display 
which linearly moves with the viewer. 
Due to the relatively low cost per square meter of the LAADtech display, the 
physical screen can stretch the entire length of the tunnel. At any one time, however, 
the audience is only able to see a small section of the display, this section is defined 
as the virtual screen. By defining a smaller screen within the physical display, 
exactly the same height, however only a fraction of the length, it is then possible to 
shift the screen, and ultimately the image, along the display with the audience. 
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Figure 11.6 Virtual and physical screen definition 
6. Interactive display 
To achieve the shifting of the virtual screen, the physical display must know where 
the audience is. Current technology does not utilise any form of position feed back, 
this is a specific issue associated with an audience in linear motion.  
To move the image with the viewer, there must be some input which provides the 
location of the audience along the display. There are potentially two ways to gain the 
required position information; 
1. Utilise tracking and speed measurement devices already in place on the 
network, or 
2. Measure position directly from light barriers mounted in the display. 
Information gathered from secondary sources, or through tracking networks may 
only be refreshed at sparse intervals, and may be delayed. This is not particularly 
acceptable for use in this instance, however it will depend greatly on the system and 
the availability of the information to LAADtech hardware. 
Measuring speed and position of an object directly at the display interface would 
provide more accurate readings without latency. This could be achieved through light 
curtains placed at intervals through the tunnel, recording the time taken between 
crossings and interpolating as necessary. Or using a slightly more advanced system, 
similar to that used in laser guided computer mice, where reflections are recorded 
from the objects surface. This could be achieved by placing the light detectors in the 
tubes themselves. Either method would produce real time results which could be 
processed into position and time information. 
7. Moving the Image 
Virtual Screen 
Virtual Screen 




Once position and time information (velocity) has been gathered from external 
sources it is then processed to calculate the ―motion-refresh rate‖. The motion-
refresh rate (given in Hz) is the number of times the display must update per second 
to shift the virtual screen with the viewer. The image is shifted by a set distance 
along the display each motion-refresh, however the time taken before each shift is 
variable, and based on the speed of the transport. 
The number of tubes the images shifts by each time is a function of the minimum 
refresh rate, resolution and the minimum speed of the transport in the tunnel: 
  
      




vmin = Minimum velocity of the transport in meters per second 
rmin = Minimum acceptable refresh rate of the display 
n = Number of tubes shifted per motion refresh 
h = Horizontal resolution in tubes per meter 
The horizontal resolution of the image is ultimately determined by the number of 
tubes present per meter in the display, which can be translated to a distance, d, 






The velocity, number of tubes shifted, distance between tubes and micro refresh rates 
are linked by the following formulae: 
                    (       )  
 




v = Velocity of the transport in meters per second 
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Note here that the motion refresh rate, the rate of update, is no longer dependent on 
the actual input refresh rate of the display. This is because the update of the display is 
linked to the movement of the audience, to maintain the best possible tracking. The 
frame changes of the input stream will fit into the refresh‘s of the display. This 
suggests that frames will change slightly ahead or behind of the average change 
point. The conceptual time diagram below illustrates this: 
 
Figure 11.7 Frame and update shifting times 
Note that frames 1 and 2 are displayed twice at two different positions, as the train 
accelerates to maximum, frame 5 is displayed 3 times at 3 different positions. This 
diagram illustrates how the dependency only on train speed for the motion refresh 
rate combines with the refresh of the input refresh rate. The position of the frame 
change will be on average 50% behind the actual frame change, varying from only a 
fraction behind, to almost the next frame. The transition between frames 7 and 8 
occurs neatly at the change of shift, while the change from 8-9 occurs slightly after 
the shift transition and hence the frame will not update until close to the end of frame 
9. The maximum shift is just under 1/60
th
 of a second from the original frame.  
This asynchronous method of frame transition resolves the issue of achieving shift 
speeds which are not multiples of the frame rate, without slippage or distortion. 
8. Misalignment of the speed and position readings with the image 
Differences of calculated and actual position at any point in time will cause the 
image to ‗jitter‘ or shift rapidly back and forth in the horizontal direction relative to 
the viewer.  
The prominence of this effect will depend both on the sampling rates of the transport 






1 2 3 4 5 6 7 8 9 








Ultimately to minimise the misalignment and ‗jitter‘ of the image, the minimum 
number of tubes shifted, and minimum distance between tubes should be used for 
any given velocity. This ultimately increases the micro-refresh speed of the display 
which is exponentially related to the cost of the constituent components, such that 
any small increase in the sample and refresh rates incurs a significant cost on to the 
display. 
This can be balanced by utilising digital filtering tools, such as moving average and 
hysteresis type functions which help to buffer errors generated by hardware in the 
position calculation of the display. To minimise the distraction of the effect, it will be 
possible to always move in one direction such that image appears to ‗slide‘ one way, 
rather than ‗jitter‘ back and forth. 
5 Design Specifications 
The specific adaptation of the LAADtech display for this application required some 
modifications to the block diagram of control hierarchy. There now exists two inputs, 
one from the video signal, the other from the velocity of the train, either processed 
from physical sensors or, extracted from already available information. 
To be able to space out the tubes, while maintaining a good vertical resolution, the 
tubes will be rotated 90 degrees from previous models, to be seen running top to 
bottom of the display when viewed from the front, as opposed to left to right. This 
minimised the amount of hardware necessary while still providing a high resolution 
display. Due to the change in orientation, the screen now refreshes horizontally 
across the columns, rather than vertically down the rows. To provide minimal latency 
and processing between the video signal and the display, the input image is rotated 
90 degrees to compensate, allowing for the video to be transmitted using the vertical 
standard. 
The train speed can be calculated in a number of ways, and this will depend greatly 
on the physical challenges of the specific display and the information already 
available. Information could be obtained from physical light interaction with the train 
body, through to communication with central information servers of the transport 
network. Light interaction could be performed using evenly spaced light beams 
passing perpendicular to the direction of travel, disrupted by the train as it passes 
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through. Or could be measured from reflections similar to how computer mice 
interact with the surface. Information from central servers would require a 
communication link between the display and the server. There will certainly, 
however, be an input referring to the transport speed, and this will need some 
processing to form a useable timing signal for the display. 
 
Figure 11.8 Information flow chart 
5.1 Visualisation of Image Shifting 
To give the illusion of a static display to a moving object, the information gained 
from the speed of the train, along with frame information from the video stream will 
be combined to place the image at the correct place in the tunnel. 
Two pixelated images below in a sequence, Frame 1 and 2, represent two 
consecutive frames in a content stream to be displayed for a moving object. 
Video Signal Injection 
Pre-processed to be at 
correct resolution and rotated 
90 degrees . 
Train Speed Injection 
Input through IR Sensor 
processing or through direct 
link to transport network. 
Processed into specific 
position signal with 
reference to tube numbers. (1 
through to 5000) 
Frame buffer of perceptual 
image 
Process perceptual image 
into full length image for 
display. 
Corner Controllers and distribution network. 
   Master Controllers 
   Displays Sections 
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Figure 11.9 Example Frames 
The frame rate of the input stream is 60Hz, the tubes are placed at 2 times the 
vertical resolution (say 150mm apart) and the object to be tracked is moving at 
40km/h. 
 
Figure 11.10 Example tube distribution with motion of transport 
Since the transport is travelling at 11m/s, and each tube is placed at 50mm, the 
transport will pass 222 tubes every second at any one point. Granted the refresh rate 
of 60Hz, each frame will be ‗passed‘ along to the next tubes almost 4 times (3.7), 
before changing to the next frame on the succeeding pass. The first ten tubes shown 
0.050m 40km/h = 11m/s 
1 2 3 4 5 6 7 8 9 10 
Frame 1 Frame 2 
A B C D E F A B C D E F 
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above, once an object is detected at the start of the screen would recognise the speed 
and display the far right column of Frame 1 (Column F), on Tube 1. 
 
Figure 11.11 Time Slice 0, T=0s 
The second moment in time, at approximately one quarter of the refresh time T = 
1/222s, (Since the transport will pass 222 LED columns per second at any point) the 
frame has shifted up one tube, making space for the second pixel column (Column E) 
to make an appearance in physical LED Column 1. 
 
Figure 11.12 Time Slice 1, T=1/222s 
0.050m 40km/h = 11m/s 






0.050m 40km/h = 11m/s 






This continues to shift in column D of Frame 1: 
 
Figure 11.13 Time Slice 2, T=2/222s 
Continuing, for the last time, to shift in Column C of Frame 1: 
 
Figure 11.14 Time Slice 3, T=3/222s 
The next shift will be in time for Frame 2, since 4/222 is approximately 4/220 (220 = 
4Shifts X 60Hz), hence all columns will then change to Frame 2. 
0.050m 40km/h = 11m/s 






0.050m 40km/h = 11m/s 








Figure 11.15 Time Slice 4, T=4/222s 
Continuing to shift in the remaining section of Frame 2 in the next time slice: 
 
Figure 11.16 Time Slice 5, T=5/222s 
 
The process continues, shifting Frame 2 across the display. The micro refresh rate of 
the tubes here is 222Hz to keep up with the transport, this can be reduced by not 
updating the display at every possible instant. 
0.050m 40km/h = 11m/s 
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Removing time slice 1,3, and 5/222 s from the above diagrams results in the display 
shifting 2 tubes across, at half the speed. The visual effect of this is difficult to 
ascertain, and it is understood that some quality may be lost. However granted that 
visual perception of LED and similar displays are only around 60Hz, 111Hz update 
speeds may not cause any discomfort at all. 
5.2 Communication Possibility 
A slightly different communication technique, to minimise the frame transmission, 
may be utilised to reduce latency and increase refresh rate. Similar hardware will be 
utilised with minor modification to how the frames are received. 
As previously described, current layouts require to be assigned a specific position in 
the display to receive and process only the information intended for the row. In this 
display however, each tube will display more than one column of any frame, and 
image will shift mid frame, to take advantage of this, all tubes will be sent the entire 
frame, and no tube will be individually addressed. 
 
Figure 11.17 Master and slave rows connected to light detector inputs 
1 2 3 4 5 6 7 8 9 10 
Master  
Slaves 






Shift Pulse Input 
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Master tubes 1 through 10 are sent the entire frame, buffered to memory in the 
master tube. As the transport passes light sensor 1 (attached to master tube 1) the 
light sensors generate a pulse transmitted to the Activation Pulse Input of the 
attached Master tube, as well as a pulse to the Clock Bus, received by all other 
Master tubes on the Shift Pulse Input. 
5.2.1 Frame Slice 
A section of the frame, exactly the correct amount of pixels wide to match the 
number of tubes the master controller is responsible for. I.e., if there are 3 slave tubes 
plus a master, a frame slice would be 4 pixels wide. 
5.2.2 Activation Pulse 
Since each tube has been provided exactly the same data, the tube relies upon the 
timing of the transport to display the correct image section. An ―Activation Pulse‖ is 
a pulse sent from the light sensor directly connected to the master controller. It 
signifies the transport has passed the tube for the master controller to begin 
displaying the sequence of frame slices, starting the far right slice. 
5.2.3 Shift Pulse 
A pulse received on the Clock Bus from any other light sensor along the tunnel. This 
indicates that the transport has moved another frame slice along and the image 
should update to match this, i.e. shift. For every shift pulse, the tubes display the next 
frame slice available in memory, moving left across the image, until there are no 
frame slices left. 
The Shift Pulse Input is connected to the Clock Bus, which in turn is connected to 
every single light sensor, this means that even before a tube has received an 
activation pulse, it will be receiving pulses from the Shift Input. These will be 
ignored, until an activation signal is received. 
5.2.4 Frame Change 
When a new frame is available, it is sent asynchronously to the movement of the 
display, overwriting the previous image in memory. The frame slice number that the 
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tube was currently displaying is stored separately, such that on the next update, the 
incremented slice of the new frame is displayed.  
This method of updating eliminates the need for addressing the columns, ensuring 
that the large tunnel length can be accommodated by the communications structure, 
while significantly reducing the protocol overhead. 
5.3 Visualisation of Communication Structure 
 
Figure 11.18 Frame 1, Time Slice 1 
In Figure 11.18 above, it is possible to see the transport vehicle breaking the light 
barrier at Master tube 1, causing an activation pulse at tube 1. Master tube 1 displays 
the first three pixel columns of frame 1. Every other tube receives a shift pulse, 
however those which have not received an activation pulse, remain dark. 





Figure 11.19 Frame 1, Time Slice 2 
When the transport crosses the light barrier connected to master tube 2, tube 2 
activates and tube 1 receives a shift pulse, which appears as if the image has shifted 3 
tubes to the right with the transport. Note that the frame has not changed as yet, 
however during the time it takes for the transport to reach the light barrier for tube 4, 
the frame has been updated to frame 2. 





Figure 11.20 Frame 2, Time slice 4 
The new frame (Frame 2) transmitted between update 3 and 4 has replaced frame 1, 
such that when the transport passes the light barrier at tube 4, it displays the first 3 
columns of frame 2, not frame 1. Similarly, Master tubes 1, 2, and 3 use the next 
respective block of 3 from memory containing frame 2. In this manner, the update 
speeds across the display are inherently independent of the input frame rate. This 
may not be the case for every display, as some displays may utilise information 
already available from the train system network, however will operate on a similar 
refreshing method. 




5.4 Communication Hierarchy 
 
Figure 11.21 Communication hierarchy for mass transit display 
Input from image 
stream 
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Appendix T: Colour Matching Functions 
Data 
Table 11.13 Colour matching Functions Data [67] 
Wavelength  ̅  ̅  ̅ Wavelength  ̅  ̅  ̅ 
360 nm 0.00013 3.92E-06 0.000606 600 nm 1.0622 0.631 0.0008 
365 nm 0.000232 6.97E-06 0.001086 605 nm 1.0456 0.5668 0.0006 
370 nm 0.000415 1.24E-05 0.001946 610 nm 1.0026 0.503 0.00034 
375 nm 0.000742 2.2E-05 0.003486 615 nm 0.9384 0.4412 0.00024 
380 nm 0.001368 0.000039 0.00645 620 nm 0.85445 0.381 0.00019 
385 nm 0.002236 0.000064 0.01055 625 nm 0.7514 0.321 0.0001 
390 nm 0.004243 0.00012 0.02005 630 nm 0.6424 0.265 5E-05 
395 nm 0.00765 0.000217 0.03621 635 nm 0.5419 0.217 0.00003 
400 nm 0.01431 0.000396 0.06785 640 nm 0.4479 0.175 0.00002 
405 nm 0.02319 0.00064 0.1102 645 nm 0.3608 0.1382 0.00001 
410 nm 0.04351 0.00121 0.2074 650 nm 0.2835 0.107 0 
415 nm 0.07763 0.00218 0.3713 655 nm 0.2187 0.0816 0 
420 nm 0.13438 0.004 0.6456 660 nm 0.1649 0.061 0 
425 nm 0.21477 0.0073 1.03905 665 nm 0.1212 0.04458 0 
430 nm 0.2839 0.0116 1.3856 670 nm 0.0874 0.032 0 
435 nm 0.3285 0.01684 1.62296 675 nm 0.0636 0.0232 0 
440 nm 0.34828 0.023 1.74706 680 nm 0.04677 0.017 0 
445 nm 0.34806 0.0298 1.7826 685 nm 0.0329 0.01192 0 
450 nm 0.3362 0.038 1.77211 690 nm 0.0227 0.00821 0 
455 nm 0.3187 0.048 1.7441 695 nm 0.01584 0.005723 0 
460 nm 0.2908 0.06 1.6692 700 nm 0.011359 0.004102 0 
465 nm 0.2511 0.0739 1.5281 705 nm 0.008111 0.002929 0 
470 nm 0.19536 0.09098 1.28764 710 nm 0.00579 0.002091 0 
475 nm 0.1421 0.1126 1.0419 715 nm 0.004109 0.001484 0 
480 nm 0.09564 0.13902 0.81295 720 nm 0.002899 0.001047 0 
485 nm 0.05795 0.1693 0.6162 725 nm 0.002049 0.00074 0 
490 nm 0.03201 0.20802 0.46518 730 nm 0.00144 0.00052 0 
495 nm 0.0147 0.2586 0.3533 735 nm 0.001 0.000361 0 
500 nm 0.0049 0.323 0.272 740 nm 0.00069 0.000249 0 
505 nm 0.0024 0.4073 0.2123 745 nm 0.000476 0.000172 0 
510 nm 0.0093 0.503 0.1582 750 nm 0.000332 0.00012 0 
515 nm 0.0291 0.6082 0.1117 755 nm 0.000235 8.48E-05 0 
520 nm 0.06327 0.71 0.07825 760 nm 0.000166 0.00006 0 
525 nm 0.1096 0.7932 0.05725 765 nm 0.000117 4.24E-05 0 
530 nm 0.1655 0.862 0.04216 770 nm 8.31E-05 0.00003 0 
535 nm 0.22575 0.91485 0.02984 775 nm 5.87E-05 2.12E-05 0 
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540 nm 0.2904 0.954 0.0203 780 nm 4.15E-05 1.5E-05 0 
545 nm 0.3597 0.9803 0.0134 785 nm 2.94E-05 1.06E-05 0 
550 nm 0.43345 0.99495 0.00875 790 nm 2.07E-05 7.47E-06 0 
555 nm 0.51205 1 0.00575 795 nm 1.46E-05 5.26E-06 0 
560 nm 0.5945 0.995 0.0039 800 nm 1.03E-05 3.7E-06 0 
565 nm 0.6784 0.9786 0.00275 805 nm 7.22E-06 2.61E-06 0 
570 nm 0.7621 0.952 0.0021 810 nm 5.09E-06 1.84E-06 0 
575 nm 0.8425 0.9154 0.0018 815 nm 3.58E-06 1.29E-06 0 
580 nm 0.9163 0.87 0.00165 820 nm 2.52E-06 9.11E-07 0 
585 nm 0.9786 0.8163 0.0014 825 nm 1.78E-06 6.42E-07 0 
590 nm 1.0263 0.757 0.0011 830 nm 1.25E-06 4.52E-07 0 
595 nm 1.0567 0.6949 0.001 
    
425 
Appendix U: MII Further Pin Explanation 
Extract from [104]: 
TX-CtK is a continuous clock that provides the timing reference for 
TXDc3:O>, TX-EN, and TX-ER. The TX-CLK frequency is 25% of the 
nominal data transmission rate, or 25 MHz for 100 Mbps operation and 
2.5 MHz for 10 Mbps operation. IX_CLK is driven by the PHY. 
TXDe3:Op comprise a 4 bit wide data path that conveys one nibble of 
un-encoded data in each TX-CLK period. The data is driven by the MAC 
and it is Sampled by the PHY on the rising edge of the TX-CLK. TX-EN is 
a delimiter for the transmit data path. The MAC asserts TX-EN when it 
drives the first nibble of a packet onto the TXD lines, and the MAC 
deasserts TX-EN after it has transmitted the final nibble of a packet. 
TX-ER provides a mechanism by which a device which propagates 
network data (such as a bridge or a repeater) can ensure that error 
information is also reliably propagated. When a repeater detects an 
error on one of its input ports during packet reception, it can propagate 
that error to each of its output ports by asserting the TX-ER signal while 
it is propagating the packet. TX-ER is not normally driven by a MAC, but 
all PHYs must provide a =-ER input. 
RX-CLK provides a timing reference for RXD<3:O>, RX-DV, and RX-
ER. The RX-CLK is generally recovered from the received data by the 
PHY, and it will have a frequency equal to 25% of the nominal received 
data rate. To make the RX-CLK signal more useful to MAC designers, 
the PHY must implement what is often called a “smooth mux” on RX-
CLK, which multiplexes between the clock recovered from the medium 
and the local transmit oscillator in a glitch-free fashion. This allows 
MAC designers to treat RX-CLK as a continuous clock, even though the 
underlying signaling mechanism used by the PHY may not be continuous 
in nature, as is the case for 1 OBASE-T, or 100BASE-T4. 
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RXD<3:0* comprise a 4 bit wide data path that conveys one nibble of 
un-encoded data in each RX-CLK period. The data is driven by the PHY, 
and it is sampled by the MAC on the rising edge of the RX-CLK. 
RX-DV is a delimiter for the transmit data path. The PHY asserts RX-DV 
when it drives the first nibble of a packet onto the RXD lines, and the 
PHY deasserts RX-DV after it has received the final nibble of a packet. 
RX-ER is used by the PHY to provide an error indication to the MAC 
when the PHY detects an error in the signal stream received from the 
medium. The PHY drives the CRS signal whenever either the transmit or 
the receive medium is non-idle. The specific criteria for the assertion and 
de-assertion of the CRS signal are defined separately for each PHY. 
Furthermore, the CRS signal has no defined relationship to either TX-
CLK or RX-CLK, and it has no defined relationship to RXD. Thus, CRS 
reflects the status of the medium with as little delay as possible, and 
MAC designers are free to employ whatever synchronization circuits they 
deem appropriate to receive and condition it. The PHY drives the COL 
signal whenever a collision condition occurs on the medium. The specific 
criteria for the assertion and de-assertion of the COL signal are defined 
separately for each PHY. As with the CRS signal, the COL signal has no 
defined relationship to any of the other signals at the MII. 
MDC provides a timing reference for the serial management interface. 
MDC is conceptually driven by an abstract entity referred to as the STA 
but in practice is either generated by a hardware state machine, or by 
“bit banging” an output pin via firmware instructions. Together with 
MDC, MDlO provides a two-wire serial management interface that 
allows various status and control registers in the PHY to be read or 
written. 
MDlO is the only bidirectional signal in the MII, and it may be driven by 
either the PHY or the STA depending on the direction of information 
transfer. The serial protocol employed is conceptually similar to that 
used with serial Electrically Erasable Programmable Read Only 
Memories (EEPROMs). Data can be read from or written to a PHY 16 
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bits at a time, and the protocol allows as many as 32 separate PHYs, 
each with 32 individual registers, to be connected to the serial interface. 
This can be useful in devices such as repeaters, which may have many 
ports.  
The COMMON signal return provides a ground (zero potential) 
reference for the other signals at the MIL The MI1 power supply is fixed 
at +5 V DC, +/- 5%. A system which provides an MI1 connector must 
provide at least 750 mA of current at +5 VDC so that a plug-in PHY 
module can be directly powered from the MII. 
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Appendix V: Segment Controller Code 
1 Display Function LDT_Display.h 
/******************** (C) COPYRIGHT 2007 LAADtech Pty Ltd ********************** 
* File Name     : LDT_display.h                      * 
* Author       : D. Xavier                        * 
* Version      : 1.8                           * 
* Date        : 04/2009                         * 
* Description    : Uses basic functions to display complex images and text * 
* Definitions    :                             * 
********************************************************************************* 
* 1.1  |  Included .h                       10/02/2009 * 
* 1.2  |  Added Render function for half pixel movement      15/03/2009 * 
* 1.3  |  Merged with display.c/h for new ptr management     23/03/2009` * 
* 1.4  |  Global Variables added                 25/03/2009 * 
* 1.5  |  Syncronus Update added to set update speed to WDG TMR  30/03/2009 * 
* 1.6  |  Implemented non-blocking WDG TMR update         01/04/2009 * 
* 1.7  |  Implemented synchronus, non blocking, FXP and UPDT   02/04/2009 * 
* 1.8  |  UpdateboardWrapper - Removed              20/04/2009 * 
*    |  Ready4FXP now used as ForceUpdate                  * 








#define _LOW  0x00 
#define _HIGH  0xFF 
#define _Calibrate 0xFF 
#define _Colour   0x00 
 
// Subpixel Maps 
#define SPTOPLEFT  0x01 
#define SPBOTLEFT  0x02 
#define SPBOTRIGHT 0x04 
#define SPTOPRIGHT 0x08 
 
#define SPFULL   0x0F 
 
#define SPTOP    0x09 
#define SPBOT    0x06 
#define SPLEFT   0x03 
#define SPRIGHT   0x0C 
 
/* Directions for wipe and text movement */ 
#define ScDown   0x01 
#define ScUp    0x02 
#define ScLeft   0x03 
#define ScRight   0x04 
 
/* Directions ONLY for wipe */ 
#define ScLRIn   0x05    // Left-Right In from outsides 
#define ScLROut   0x06    // Left-Right Out from Centre 
 
/* Directions ONLY for Scroll 'S' */ 
#define ScLeftTo  0x07 
#define ScLeftFrom 0x08 
#define ScDownTo  0x09 
#define ScDownFrom 0x0A 
 
/* Process any pending Data Store events for Simple Display Effects */ 
void FXProcess (void); 
 
/* Write Text to DS */ 
void textwriter(int Top, int Left, struct colourst * TextCol, struct colourst * 
BGCol); 
 
/* Get the Pixel width of a character */ 
unsigned int GetSpace(char Letter); 
 
/* Get the Pixel width of a full string */ 
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unsigned int GetAllSpace (void); 
 
/* Fade between colours in DS - This should be changed to Colour Structures */ 
void fade(unsigned int * dataptr,  unsigned int Red1,   unsigned int Red2,  
                  unsigned int Blue1,   unsigned int Blue2,  
                  unsigned int Green1,  unsigned int Green2,  
                  unsigned int speed); 
 
/* Ripple colour bars up/down/left/right through DS - This should be changed to 
Colour Structures */ 
void bars(unsigned int * dataptr,  unsigned int Red,  
                  unsigned int Green,  
                  unsigned int Blue,  
                  unsigned int direction); 
 
/* Updates Data in A6281's with DS array */ 
void Updateboard(void); 
 
/* Forces an FXProcess and then an Updateboard - Stops WDG until finished   */ 
void Ready4FXP(unsigned int Blocking); 
 
/* Renders a Full Pixel - No Subpixel addressing                * 
 * Requires: 0<=x<=200 - 201 Possible positions                * 
 *      0<=y<=20 - 21 Possible positions                */ 
void FullPixelRender (int x, int y, struct colourst * C); 
 
/* Renders a Full Pixel, however only according to SubPixel rules       * 
 * Requires: 0<=x<=200 - 201 Possible positions                * 
 *      0<=y<=20 - 21 Possible positions                */ 
void SplitFullPixelRender (int x, int y, struct colourst * C, unsigned int SubPixel); 
 
/* Renders a Sub Pixel - Subpixel addressing required             * 
 * Requires: 1<=x<=100 - 100 Possible positions                * 
 *      1<=y<=10 - 10 Possible positions                */ 
void SubPixelRender(int xsc, int ysc, struct colourst * C, int subpixel); 
 
/* Converts a position from a 0-200 position to a 1-100... etc         */ 
int x2xsc(int x); 
 
#endif 
2 Display Function LDT_Display.c 
/******************** (C) COPYRIGHT 2009 LAADtech Pty Ltd ********************** 
* File Name     : LDT_display.c                      * 
* Author       : D. Xavier                        * 
* Version      : 1.8                           * 
* Date        : 09/2009                         * 
* Description    : Uses basic functions to display complex images and text * 
* Definitions    :                             * 
********************************************************************************* 
* 1.1  |  Included .h                       10/02/2009 * 
* 1.2  |  Added Render function for half pixel movement      15/03/2009 * 
* 1.3  |  Merged with display.c/h for new ptr management     23/03/2009` * 
* 1.4  |  Global Variables added                 25/03/2009 * 
* 1.5  |  Syncronus Update added to set update speed to WDG TMR  30/03/2009 * 
* 1.6  |  Implemented non-blocking WDG TMR update         01/04/2009 * 
* 1.7  |  Implemented synchronus, non blocking, FXP and UPDT   02/04/2009 * 
* 1.8  |  UpdateboardWrapper - Removed              20/08/2009 * 
*    |  Ready4FXP now used as ForceUpdate                  * 







struct ScreenFrame SCFrame; 
struct colourst Colour; 
struct colourst BkGrnd; 
unsigned int NeedsUpdate; 
unsigned int CurrentProgress; 
unsigned int NewProgress; 
unsigned int DisplayMode=0; 
extern unsigned int I_Shift; 




void EditCalibration (int S_Pixel, int E_Pixel)  { 
  int pixel=0x00; 
  for (pixel=S_Pixel; pixel<=E_Pixel; pixel++)   { 
    dsC[pixel*3 ] = Colour.R; 
    dsC[pixel*3+1] = Colour.B; 
    dsC[pixel*3+2] = Colour.G; 
  } 
  SCFrame.Register = _Calibrate; 
  Updateboard(); 
} 
 
void FXProcess (void){ 
  int x = 0; 
  int y = 0; 
  int p = 0; 
  static int seq=0; 
  if (seq==0) seq=SCFrame.seqnum; 
  switch (SCFrame.DispType) { 
  case 'F':  // F for Fill screen with colour 
    for (y=1; y<=21; y+=2)  { 
      for (x=1; x<=201; x+=2) { 
        FullPixelRender (x, y, SCFrame.C);   // Pass Pointer to colour structure 
      } 
    } 
    break; 
  case 'T' :   // T for Text 
    if (SCFrame.seqnum>0 && seq>0) { 
      textwriter(SCFrame.Top,SCFrame.Right,SCFrame.C,SCFrame.BG); 
    } 
    break; 
  case 'S' :   // S for Scroll Text 
    switch (SCFrame.Direction) { 
    case ScLeftTo : 
      if ((SCFrame.seqnum-seq)<=SCFrame.Right) { 
        textwriter(SCFrame.Top,(SCFrame.seqnum-seq),SCFrame.C,SCFrame.BG); 
      } 
      break; 
    case ScLeftFrom : 
      if ((SCFrame.Right+1+(SCFrame.seqnum-seq))<=(200+GetAllSpace())) { 
        textwriter(SCFrame.Top,SCFrame.Right+1+(SCFrame.seqnum-
seq),SCFrame.C,SCFrame.BG); 
      } 
      break; 
    case ScLeft : 
      if (SCFrame.seqnum-seq<=200+GetAllSpace()) { 
        textwriter(SCFrame.Top,SCFrame.seqnum-seq,SCFrame.C,SCFrame.BG); 
      } 
      break; 
    case ScDownTo : 
      if (-20+(SCFrame.seqnum-seq)<=SCFrame.Top) { 
        textwriter(((SCFrame.seqnum-seq)-20),SCFrame.Right,SCFrame.C,SCFrame.BG); 
      } 
      break; 
    case ScDownFrom : 
      if (-20+(SCFrame.seqnum-seq)+SCFrame.Top<=20) { 
        textwriter(((SCFrame.seqnum-seq)+SCFrame.Top-
1),SCFrame.Right,SCFrame.BG,SCFrame.BG); 
        textwriter(((SCFrame.seqnum-seq)+SCFrame.Top ),SCFrame.Right,SCFrame.C 
,SCFrame.BG); 
      } 
      break; 
    case ScDown : 
      for (p=-10; p<=10; p++) { 
        if (-20+(SCFrame.seqnum-seq)<=20) 
        textwriter(-20+(SCFrame.seqnum-seq),SCFrame.Right,SCFrame.C,SCFrame.BG); 
      } 
      break; 
    } 
    break; 
  case 'W' : // W for Wipe screen 
    switch (SCFrame.Direction) { 
    case ScUp : 
      if ((SCFrame.seqnum-seq)<20) { 
        if ((SCFrame.seqnum-seq)%2==0) { 
          for (x = 1; x<=100; x++) { 
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            SubPixelRender (x, (20-(SCFrame.seqnum-seq))/2+1, SCFrame.BG, SPTOP); 
            SubPixelRender (x, (20-(SCFrame.seqnum-seq))/2, SCFrame.C, SPBOT); 
          } 
        } 
        else { 
          for (x = 1; x<=100; x++) { 
            SubPixelRender (x, (21-(SCFrame.seqnum-seq))/2, SCFrame.BG, SPBOT); 
            SubPixelRender (x, (21-(SCFrame.seqnum-seq))/2, SCFrame.C, SPTOP); 
          } 
        } 
      } 
      else { 
        for (x = 1; x<=100; x++) { 
          SubPixelRender (x, 1, SCFrame.BG, SPTOP); 
        } 
      } 
      break; 
    case ScDown : 
      if ((SCFrame.seqnum-seq)<20) { 
        if ((SCFrame.seqnum-seq)%2==0) { 
          for (x = 1; x<=100; x++) { 
            SubPixelRender (x, (SCFrame.seqnum-seq)/2, SCFrame.BG, SPBOT); 
            SubPixelRender (x, (SCFrame.seqnum-seq)/2+1, SCFrame.C, SPTOP); 
          } 
        } 
        else { 
          for (x = 1; x<=100; x++) { 
            SubPixelRender (x, (SCFrame.seqnum-seq-1)/2+1, SCFrame.BG, SPTOP); 
            SubPixelRender (x, (SCFrame.seqnum-seq-1)/2+1, SCFrame.C, SPBOT); 
          } 
        } 
      } 
      else { 
        for (x = 1; x<=100; x++) { 
          SubPixelRender (x, 10, SCFrame.BG, SPBOT); 
        } 
      } 
      break; 
    case ScLeft : 
      if ((SCFrame.seqnum-seq)<200) { 
        if ((SCFrame.seqnum-seq)%2==0) { 
          for (y = 1; y<=10; y++) { 
            SubPixelRender ((SCFrame.seqnum-seq)/2, y, SCFrame.BG, SPLEFT); 
            SubPixelRender ((SCFrame.seqnum-seq)/2+1, y, SCFrame.C, SPRIGHT); 
          } 
        } 
        else { 
          for (y = 1; y<=10; y++) { 
            SubPixelRender ((SCFrame.seqnum-seq-1)/2+1, y, SCFrame.BG, SPRIGHT); 
            SubPixelRender ((SCFrame.seqnum-seq-1)/2+1, y, SCFrame.C, SPLEFT); 
          } 
        } 
      } 
      else { 
        for (y = 1; y<=10; y++) { 
          SubPixelRender (100, y, SCFrame.BG, SPRIGHT); 
        } 
      } 
      break; 
    case ScRight : 
      if ((SCFrame.seqnum-seq)<200) { 
        if (((SCFrame.seqnum-seq)%2)==0) { 
          for (y = 1; y<=10; y++) { 
            if (((0x01<<(y-1))&(SCFrame.WipeMask))>0) { 
              SubPixelRender ((200-(SCFrame.seqnum-seq))/2+1, y, SCFrame.BG, 
SPRIGHT); 
              SubPixelRender ((200-(SCFrame.seqnum-seq))/2, y, SCFrame.C, SPLEFT); 
            } 
          } 
        } 
        else { 
          for (y = 1; y<=10; y++) { 
            if (((0x01<<(y-1))&(SCFrame.WipeMask))>0) { 
              SubPixelRender ((200-(SCFrame.seqnum-seq)+1)/2, y, SCFrame.BG, SPLEFT); 
              SubPixelRender ((200-(SCFrame.seqnum-seq)+1)/2, y, SCFrame.C, SPRIGHT); 
            } 
          } 
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        } 
      } 
      else { 
        for (y = 1; y<=10; y++) { 
          if (((0x01<<(y-1))&(SCFrame.WipeMask))>0) { 
            SubPixelRender (1, y, SCFrame.BG, SPRIGHT); 
          } 
        } 
      } 
      break;      
    case ScLRIn : 
      for (x=1; x<=50; x++) { 
        for (y = 1; y<=10; y++) { 
          SubPixelRender (x-1, y, SCFrame.BG, SPLEFT);    // Right Side 
          SubPixelRender (x , y, SCFrame.C, SPRIGHT); 
          SubPixelRender ((101-x)+1, y, SCFrame.BG, SPRIGHT); // Left Side 
          SubPixelRender ((101-x) , y, SCFrame.C, SPLEFT); 
        } 
        for (y = 1; y<=10; y++) { 
          SubPixelRender (x , y, SCFrame.BG, SPRIGHT);   // Right Side 
          SubPixelRender (x , y, SCFrame.C, SPLEFT); 
          SubPixelRender ((101-x), y, SCFrame.BG, SPLEFT);    // Left Side 
          SubPixelRender ((101-x), y, SCFrame.C, SPRIGHT); 
        } 
      } 
      for (y = 1; y<=10; y++) { 
        SubPixelRender (50, y, SCFrame.BG, SPLEFT); 
        SubPixelRender (51, y, SCFrame.BG, SPRIGHT); 
      } 
      break;  
    case ScLROut : 
      for (y = 1; y<=10; y++) { 
        SubPixelRender (51, y, SCFrame.C, SPRIGHT);  // Right Side 
        SubPixelRender (50, y, SCFrame.C, SPLEFT); 
      } 
      for (x=50; x>=1; x--) { 
        for (y = 1; y<=10; y++) { 
          SubPixelRender (x , y, SCFrame.C, SPRIGHT);    // Right Side 
          SubPixelRender (x , y, SCFrame.BG, SPLEFT); 
          SubPixelRender ((101-x), y, SCFrame.C, SPLEFT);   // Left Side 
          SubPixelRender ((101-x), y, SCFrame.BG, SPRIGHT); 
        } 
        for (y = 1; y<=10; y++) { 
          SubPixelRender (x , y, SCFrame.BG, SPRIGHT);    // Right Side 
          SubPixelRender (x-1, y, SCFrame.C, SPLEFT); 
          SubPixelRender ((101-x), y, SCFrame.BG, SPLEFT);    // Left Side 
          SubPixelRender ((102-x), y, SCFrame.C, SPRIGHT); 
        } 
      }                             
      break;                      
    } 
  }   
  seq--; 
  if (seq==0) SCFrame.seqnum=0; 
  NeedsUpdate=1; 
} 
 
unsigned int GetSpace(char Letter) { 
  if (SCFrame.Kerning == _FixedWidth) { 
    return 2*8; 
  } 
  else { 
    switch (Letter) { 
    case 'A': 
      return SCFrame.Kerning+2*7; 
    case 'B': 
      return SCFrame.Kerning+2*7; 
    case 'C': 
      return SCFrame.Kerning+2*7; 
    case 'D': 
      return SCFrame.Kerning+2*7; 
    case 'E': 
      return SCFrame.Kerning+2*7; 
    case 'F': 
      return SCFrame.Kerning+2*7; 
    case 'G': 
      return SCFrame.Kerning+2*7; 
433 
    case 'H': 
      return SCFrame.Kerning+2*7; 
    case 'I': 
      return SCFrame.Kerning+2*5; 
    case 'J': 
      return SCFrame.Kerning+2*7; 
    case 'K': 
      return SCFrame.Kerning+2*7; 
    case 'L': 
      return SCFrame.Kerning+2*7; 
    case 'M': 
      return SCFrame.Kerning+2*8; 
    case 'N': 
      return SCFrame.Kerning+2*7; 
    case 'O': 
      return SCFrame.Kerning+2*8; 
    case 'P': 
      return SCFrame.Kerning+2*7; 
    case 'Q': 
      return SCFrame.Kerning+2*8; 
    case 'R': 
      return SCFrame.Kerning+2*7; 
    case 'S': 
      return SCFrame.Kerning+2*7; 
    case 'T': 
      return SCFrame.Kerning+2*6; 
    case 'U': 
      return SCFrame.Kerning+2*7; 
    case 'V': 
      return SCFrame.Kerning+2*8; 
    case 'W': 
      return SCFrame.Kerning+2*8; 
    case 'X': 
      return SCFrame.Kerning+2*7; 
    case 'Y': 
      return SCFrame.Kerning+2*8; 
    case 'Z': 
      return SCFrame.Kerning+2*7; 
    case 'a': 
      return SCFrame.Kerning+2*6; 
    case 'b': 
      return SCFrame.Kerning+2*6; 
    case 'c': 
      return SCFrame.Kerning+2*6; 
    case 'd': 
      return SCFrame.Kerning+2*6; 
    case 'e': 
      return SCFrame.Kerning+2*6; 
    case 'f': 
      return SCFrame.Kerning+2*6; 
    case 'g': 
      return SCFrame.Kerning+2*6; 
    case 'h': 
      return SCFrame.Kerning+2*6; 
    case 'i': 
      return SCFrame.Kerning+2*3; 
    case 'j': 
      return SCFrame.Kerning+2*5; 
    case 'k': 
      return SCFrame.Kerning+2*6; 
    case 'l': 
      return SCFrame.Kerning+2*4; 
    case 'm': 
      return SCFrame.Kerning+2*8; 
    case 'n': 
      return SCFrame.Kerning+2*6; 
    case 'o': 
      return SCFrame.Kerning+2*6; 
    case 'p': 
      return SCFrame.Kerning+2*6; 
    case 'q': 
      return SCFrame.Kerning+2*6; 
    case 'r': 
      return SCFrame.Kerning+2*5; 
    case 's': 
      return SCFrame.Kerning+2*5; 
    case 't': 
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      return SCFrame.Kerning+2*4; 
    case 'u': 
      return SCFrame.Kerning+2*6; 
    case 'v': 
      return SCFrame.Kerning+2*6; 
    case 'w': 
      return SCFrame.Kerning+2*8;   // edit to 7 from 8 
    case 'x': 
      return SCFrame.Kerning+2*6; 
    case 'y': 
      return SCFrame.Kerning+2*6; 
    case 'z': 
      return SCFrame.Kerning+2*5; 
    case '0': 
      return SCFrame.Kerning+2*6; 
    case '1': 
      return SCFrame.Kerning+2*4; 
    case '2': 
      return SCFrame.Kerning+2*6; 
    case '3': 
      return SCFrame.Kerning+2*6; 
    case '4': 
      return SCFrame.Kerning+2*7; 
    case '5': 
      return SCFrame.Kerning+2*6; 
    case '6': 
      return SCFrame.Kerning+2*6; 
    case '7': 
      return SCFrame.Kerning+2*6; 
    case '8': 
      return SCFrame.Kerning+2*6; 
    case '9': 
      return SCFrame.Kerning+2*6; 
    case ' ': 
      return SCFrame.Kerning+2*6; 
    case '.': 
      return SCFrame.Kerning+2*3; 
    case ',': 
      return SCFrame.Kerning+2*3; 
    case '"': 
      return SCFrame.Kerning+2*3; 
    case '-': 
      return SCFrame.Kerning+2*5; 
    case ':': 
      return SCFrame.Kerning+2*3; 
    case '/': 
      return SCFrame.Kerning+2*9; 
    case '?': 
      return SCFrame.Kerning+2*6; 
    case '!': 
      return SCFrame.Kerning+2*2; 
    default: 
      return SCFrame.Kerning+2*7; 
    }   
  } 
} 
 
unsigned int GetAllSpace (void) { 
  int p; 
  int sum=0; 
  char * Text = SCFrame.Text; 
  for (p=0; p<=SCFrame.Length; p++) { 
    sum+=GetSpace(Text[p]); 
  } 
  return sum; 
} 
 
void textwriter(int Top, int Right, struct colourst * TextCol, struct colourst * 
BGCol) { 
  int x,y; 
  unsigned int i; 
  unsigned int letter; 
  unsigned int Rendered=0; 
  unsigned int Letter[10]; 
  //Right-=14;                    
  for (letter = 1; letter<=SCFrame.Length; letter ++) { 
    switch (*(SCFrame.Text+(letter-1))) { 
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    case 'A': 
      Letter[0] = 0x30; 
      Letter[1] = 0x48; 
      Letter[2] = 0x84; 
      Letter[3] = 0x84; 
      Letter[4] = 0xFC; 
      Letter[5] = 0x84; 
      Letter[6] = 0x84; 
      Letter[7] = 0x84; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'B': 
      Letter[0] = 0xF8; 
      Letter[1] = 0x84; 
      Letter[2] = 0x84; 
      Letter[3] = 0xF8; 
      Letter[4] = 0x84; 
      Letter[5] = 0x84; 
      Letter[6] = 0x84; 
      Letter[7] = 0xF8; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'C': 
      Letter[0] = 0x38; 
      Letter[1] = 0x44; 
      Letter[2] = 0x80; 
      Letter[3] = 0x80; 
      Letter[4] = 0x80; 
      Letter[5] = 0x80; 
      Letter[6] = 0x44; 
      Letter[7] = 0x38; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'D': 
      Letter[0] = 0xF0; 
      Letter[1] = 0x88; 
      Letter[2] = 0x84; 
      Letter[3] = 0x84; 
      Letter[4] = 0x84; 
      Letter[5] = 0x84; 
      Letter[6] = 0x88; 
      Letter[7] = 0xF0; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'E': 
      Letter[0] = 0xFC; 
      Letter[1] = 0x80; 
      Letter[2] = 0x80; 
      Letter[3] = 0xF8; 
      Letter[4] = 0x80; 
      Letter[5] = 0x80; 
      Letter[6] = 0x80; 
      Letter[7] = 0xFC; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'F': 
      Letter[0] = 0xFC; 
      Letter[1] = 0x80; 
      Letter[2] = 0x80; 
      Letter[3] = 0xF8; 
      Letter[4] = 0x80; 
      Letter[5] = 0x80; 
      Letter[6] = 0x80; 
      Letter[7] = 0x80; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'G': 
      Letter[0] = 0x38; 
      Letter[1] = 0x44; 
      Letter[2] = 0x80; 
      Letter[3] = 0x80; 
      Letter[4] = 0x9C; 
      Letter[5] = 0x84; 
      Letter[6] = 0x44; 
      Letter[7] = 0x38; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'H': 
      Letter[0] = 0x84; 
      Letter[1] = 0x84; 
      Letter[2] = 0x84; 
      Letter[3] = 0xFC; 
      Letter[4] = 0x84; 
      Letter[5] = 0x84; 
      Letter[6] = 0x84; 
      Letter[7] = 0x84; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'I': 
      Letter[0] = 0x70; 
      Letter[1] = 0x20; 
      Letter[2] = 0x20; 
      Letter[3] = 0x20; 
      Letter[4] = 0x20; 
      Letter[5] = 0x20; 
      Letter[6] = 0x20; 
      Letter[7] = 0x70; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'J': 
      Letter[0] = 0x04; 
      Letter[1] = 0x04; 
      Letter[2] = 0x04; 
      Letter[3] = 0x04; 
      Letter[4] = 0x04; 
      Letter[5] = 0x84; 
      Letter[6] = 0x84; 
      Letter[7] = 0x78; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'K': 
      Letter[0] = 0x84; 
      Letter[1] = 0x88; 
      Letter[2] = 0x90; 
      Letter[3] = 0xA0; 
      Letter[4] = 0xE0; 
      Letter[5] = 0x90; 
      Letter[6] = 0x88; 
      Letter[7] = 0x84; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'L': 
      Letter[0] = 0x80; 
      Letter[1] = 0x80; 
      Letter[2] = 0x80; 
      Letter[3] = 0x80; 
      Letter[4] = 0x80; 
      Letter[5] = 0x80; 
      Letter[6] = 0x80; 
      Letter[7] = 0xFC; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'M': 
      Letter[0] = 0x82; 
      Letter[1] = 0xC6; 
      Letter[2] = 0xAA; 
      Letter[3] = 0x92; 
      Letter[4] = 0x82; 
      Letter[5] = 0x82; 
      Letter[6] = 0x82; 
      Letter[7] = 0x82; 
      Letter[8] = 0x00; 
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      Letter[9] = 0x00; 
      break; 
    case 'N': 
      Letter[0] = 0x84; 
      Letter[1] = 0xC4; 
      Letter[2] = 0xA4; 
      Letter[3] = 0x94; 
      Letter[4] = 0x8C; 
      Letter[5] = 0x84; 
      Letter[6] = 0x84; 
      Letter[7] = 0x84; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'O': 
      Letter[0] = 0x38; 
      Letter[1] = 0x44; 
      Letter[2] = 0x82; 
      Letter[3] = 0x82; 
      Letter[4] = 0x82; 
      Letter[5] = 0x82; 
      Letter[6] = 0x44; 
      Letter[7] = 0x38; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'P': 
      Letter[0] = 0xF0; 
      Letter[1] = 0x88; 
      Letter[2] = 0x84; 
      Letter[3] = 0x88; 
      Letter[4] = 0xF0; 
      Letter[5] = 0x80; 
      Letter[6] = 0x80; 
      Letter[7] = 0x80; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'Q': 
      Letter[0] = 0x38; 
      Letter[1] = 0x44; 
      Letter[2] = 0x82; 
      Letter[3] = 0x82; 
      Letter[4] = 0x82; 
      Letter[5] = 0x82; 
      Letter[6] = 0x44; 
      Letter[7] = 0x38; 
      Letter[8] = 0x08; 
      Letter[9] = 0x06; 
      break; 
    case 'R': 
      Letter[0] = 0xF0; 
      Letter[1] = 0x88; 
      Letter[2] = 0x84; 
      Letter[3] = 0x84; 
      Letter[4] = 0x88; 
      Letter[5] = 0xF0; 
      Letter[6] = 0x88; 
      Letter[7] = 0x84; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'S':            // Cap S 
      Letter[0] = 0x78; 
      Letter[1] = 0x84; 
      Letter[2] = 0x80; 
      Letter[3] = 0x60; 
      Letter[4] = 0x18; 
      Letter[5] = 0x04; 
      Letter[6] = 0x84; 
      Letter[7] = 0x78; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'T': 
      Letter[0] = 0xF8; 
      Letter[1] = 0x20; 
      Letter[2] = 0x20; 
      Letter[3] = 0x20; 
      Letter[4] = 0x20; 
      Letter[5] = 0x20; 
      Letter[6] = 0x20; 
      Letter[7] = 0x20; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'U': 
      Letter[0] = 0x84; 
      Letter[1] = 0x84; 
      Letter[2] = 0x84; 
      Letter[3] = 0x84; 
      Letter[4] = 0x84; 
      Letter[5] = 0x84; 
      Letter[6] = 0x48; 
      Letter[7] = 0x38; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'V': 
      Letter[0] = 0x82; 
      Letter[1] = 0x82; 
      Letter[2] = 0x44; 
      Letter[3] = 0x44; 
      Letter[4] = 0x28; 
      Letter[5] = 0x28; 
      Letter[6] = 0x10; 
      Letter[7] = 0x10; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'W': 
      Letter[0] = 0x92; 
      Letter[1] = 0x92; 
      Letter[2] = 0x92; 
      Letter[3] = 0xAA; 
      Letter[4] = 0xAA; 
      Letter[5] = 0xAA; 
      Letter[6] = 0x44; 
      Letter[7] = 0x44; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'X': 
      Letter[0] = 0x84; 
      Letter[1] = 0x84; 
      Letter[2] = 0x48; 
      Letter[3] = 0x30; 
      Letter[4] = 0x30; 
      Letter[5] = 0x48; 
      Letter[6] = 0x84; 
      Letter[7] = 0x84; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'Y': 
      Letter[0] = 0x82; 
      Letter[1] = 0x82; 
      Letter[2] = 0x44; 
      Letter[3] = 0x28; 
      Letter[4] = 0x10; 
      Letter[5] = 0x10; 
      Letter[6] = 0x10; 
      Letter[7] = 0x10; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'Z': 
      Letter[0] = 0xFC; 
      Letter[1] = 0x04; 
      Letter[2] = 0x08; 
      Letter[3] = 0x10; 
      Letter[4] = 0x20; 
      Letter[5] = 0x40; 
      Letter[6] = 0x80; 
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      Letter[7] = 0xFC; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'a': 
      Letter[0] = 0x00; 
      Letter[1] = 0x00; 
      Letter[2] = 0x00; 
      Letter[3] = 0x70; 
      Letter[4] = 0x88; 
      Letter[5] = 0x88; 
      Letter[6] = 0x98; 
      Letter[7] = 0x68; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'b': 
      Letter[0] = 0x80; 
      Letter[1] = 0x80; 
      Letter[2] = 0x80; 
      Letter[3] = 0xF0; 
      Letter[4] = 0x88; 
      Letter[5] = 0x88; 
      Letter[6] = 0x88; 
      Letter[7] = 0x70; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'c': 
      Letter[0] = 0x00; 
      Letter[1] = 0x00; 
      Letter[2] = 0x00; 
      Letter[3] = 0x70; 
      Letter[4] = 0x88; 
      Letter[5] = 0x80; 
      Letter[6] = 0x88; 
      Letter[7] = 0x70; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'd': 
      Letter[0] = 0x08; 
      Letter[1] = 0x08; 
      Letter[2] = 0x08; 
      Letter[3] = 0x78; 
      Letter[4] = 0x88; 
      Letter[5] = 0x88; 
      Letter[6] = 0x88; 
      Letter[7] = 0x70; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'e': 
      Letter[0] = 0x00; 
      Letter[1] = 0x00; 
      Letter[2] = 0x00; 
      Letter[3] = 0x70; 
      Letter[4] = 0x88; 
      Letter[5] = 0xF8; 
      Letter[6] = 0x80; 
      Letter[7] = 0x70; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'f': 
      Letter[0] = 0x38; 
      Letter[1] = 0x40; 
      Letter[2] = 0x40; 
      Letter[3] = 0xF8; 
      Letter[4] = 0x40; 
      Letter[5] = 0x40; 
      Letter[6] = 0x40; 
      Letter[7] = 0x40; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'g': 
      Letter[0] = 0x00; 
      Letter[1] = 0x00; 
      Letter[2] = 0x00; 
      Letter[3] = 0x70; 
      Letter[4] = 0x88; 
      Letter[5] = 0x88; 
      Letter[6] = 0x88; 
      Letter[7] = 0x78; 
      Letter[8] = 0x08; 
      Letter[9] = 0x70; 
      break; 
    case 'h': 
      Letter[0] = 0x80; 
      Letter[1] = 0x80; 
      Letter[2] = 0x80; 
      Letter[3] = 0xB0; 
      Letter[4] = 0xC8; 
      Letter[5] = 0x88; 
      Letter[6] = 0x88; 
      Letter[7] = 0x88; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'i': 
      Letter[0] = 0x00; 
      Letter[1] = 0x40; 
      Letter[2] = 0x00; 
      Letter[3] = 0x40; 
      Letter[4] = 0x40; 
      Letter[5] = 0x40; 
      Letter[6] = 0x40; 
      Letter[7] = 0x40; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'j': 
      Letter[0] = 0x00; 
      Letter[1] = 0x20; 
      Letter[2] = 0x00; 
      Letter[3] = 0x20; 
      Letter[4] = 0x20; 
      Letter[5] = 0x20; 
      Letter[6] = 0x20; 
      Letter[7] = 0x20; 
      Letter[8] = 0x20; 
      Letter[9] = 0x40; 
      break; 
    case 'k': 
      Letter[0] = 0x80; 
      Letter[1] = 0x80; 
      Letter[2] = 0x80; 
      Letter[3] = 0x88; 
      Letter[4] = 0x90; 
      Letter[5] = 0xA0; 
      Letter[6] = 0xD0; 
      Letter[7] = 0x88; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'l': 
      Letter[0] = 0x40; 
      Letter[1] = 0x40; 
      Letter[2] = 0x40; 
      Letter[3] = 0x40; 
      Letter[4] = 0x40; 
      Letter[5] = 0x40; 
      Letter[6] = 0x40; 
      Letter[7] = 0x40; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'm': 
      Letter[0] = 0x00; 
      Letter[1] = 0x00; 
      Letter[2] = 0x00; 
      Letter[3] = 0x6C; 
      Letter[4] = 0x92; 
438 
      Letter[5] = 0x92; 
      Letter[6] = 0x92; 
      Letter[7] = 0x92; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'n': 
      Letter[0] = 0x00; 
      Letter[1] = 0x00; 
      Letter[2] = 0x00; 
      Letter[3] = 0x70; 
      Letter[4] = 0x88; 
      Letter[5] = 0x88; 
      Letter[6] = 0x88; 
      Letter[7] = 0x88; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'o': 
      Letter[0] = 0x00; 
      Letter[1] = 0x00; 
      Letter[2] = 0x00; 
      Letter[3] = 0x70; 
      Letter[4] = 0x88; 
      Letter[5] = 0x88; 
      Letter[6] = 0x88; 
      Letter[7] = 0x70; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'p': 
      Letter[0] = 0x00; 
      Letter[1] = 0x00; 
      Letter[2] = 0x00; 
      Letter[3] = 0x70; 
      Letter[4] = 0x88; 
      Letter[5] = 0x88; 
      Letter[6] = 0x88; 
      Letter[7] = 0xF0; 
      Letter[8] = 0x80; 
      Letter[9] = 0x80; 
      break; 
    case 'q': 
      Letter[0] = 0x00; 
      Letter[1] = 0x00; 
      Letter[2] = 0x00; 
      Letter[3] = 0x70; 
      Letter[4] = 0x88; 
      Letter[5] = 0x88; 
      Letter[6] = 0x88; 
      Letter[7] = 0x78; 
      Letter[8] = 0x08; 
      Letter[9] = 0x08; 
      break; 
    case 'r': 
      Letter[0] = 0x00; 
      Letter[1] = 0x00; 
      Letter[2] = 0x00; 
      Letter[3] = 0xB0; 
      Letter[4] = 0xC0; 
      Letter[5] = 0x80; 
      Letter[6] = 0x80; 
      Letter[7] = 0x80; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 's': 
      Letter[0] = 0x00; 
      Letter[1] = 0x00; 
      Letter[2] = 0x00; 
      Letter[3] = 0x70; 
      Letter[4] = 0x80; 
      Letter[5] = 0x60; 
      Letter[6] = 0x10; 
      Letter[7] = 0xE0; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 't': 
      Letter[0] = 0x40; 
      Letter[1] = 0x40; 
      Letter[2] = 0x40; 
      Letter[3] = 0xE0; 
      Letter[4] = 0x40; 
      Letter[5] = 0x40; 
      Letter[6] = 0x40; 
      Letter[7] = 0x40; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'u': 
      Letter[0] = 0x00; 
      Letter[1] = 0x00; 
      Letter[2] = 0x00; 
      Letter[3] = 0x88; 
      Letter[4] = 0x88; 
      Letter[5] = 0x88; 
      Letter[6] = 0x88; 
      Letter[7] = 0x78; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'v': 
      Letter[0] = 0x00; 
      Letter[1] = 0x00; 
      Letter[2] = 0x00; 
      Letter[3] = 0x88; 
      Letter[4] = 0x88; 
      Letter[5] = 0x50; 
      Letter[6] = 0x50; 
      Letter[7] = 0x20; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'w': 
      Letter[0] = 0x00; 
      Letter[1] = 0x00; 
      Letter[2] = 0x00; 
      Letter[3] = 0x92; 
      Letter[4] = 0x92; 
      Letter[5] = 0x92; 
      Letter[6] = 0x92; 
      Letter[7] = 0x6C; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'x': 
      Letter[0] = 0x00; 
      Letter[1] = 0x00; 
      Letter[2] = 0x00; 
      Letter[3] = 0x88; 
      Letter[4] = 0x50; 
      Letter[5] = 0x20; 
      Letter[6] = 0x50; 
      Letter[7] = 0x88; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case 'y': 
      Letter[0] = 0x00; 
      Letter[1] = 0x00; 
      Letter[2] = 0x00; 
      Letter[3] = 0x88; 
      Letter[4] = 0x88; 
      Letter[5] = 0x88; 
      Letter[6] = 0x98; 
      Letter[7] = 0x68; 
      Letter[8] = 0x08; 
      Letter[9] = 0x70; 
      break; 
    case 'z': 
      Letter[0] = 0x00; 
      Letter[1] = 0x00; 
      Letter[2] = 0x00; 
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      Letter[3] = 0xF0; 
      Letter[4] = 0x20; 
      Letter[5] = 0x40; 
      Letter[6] = 0x80; 
      Letter[7] = 0xF0; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case '0': 
      Letter[0] = 0x70; 
      Letter[1] = 0x88; 
      Letter[2] = 0x88; 
      Letter[3] = 0x88; 
      Letter[4] = 0x88; 
      Letter[5] = 0x88; 
      Letter[6] = 0x88; 
      Letter[7] = 0x70; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case '1': 
      Letter[0] = 0x20; 
      Letter[1] = 0x60; 
      Letter[2] = 0xA0; 
      Letter[3] = 0x20; 
      Letter[4] = 0x20; 
      Letter[5] = 0x20; 
      Letter[6] = 0x20; 
      Letter[7] = 0x20; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case '2': 
      Letter[0] = 0x70; 
      Letter[1] = 0x88; 
      Letter[2] = 0x08; 
      Letter[3] = 0x10; 
      Letter[4] = 0x20; 
      Letter[5] = 0x40; 
      Letter[6] = 0x80; 
      Letter[7] = 0xF8; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case '3': 
      Letter[0] = 0x70; 
      Letter[1] = 0x88; 
      Letter[2] = 0x08; 
      Letter[3] = 0x30; 
      Letter[4] = 0x08; 
      Letter[5] = 0x08; 
      Letter[6] = 0x88; 
      Letter[7] = 0x70; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case '4': 
      Letter[0] = 0x08; 
      Letter[1] = 0x18; 
      Letter[2] = 0x28; 
      Letter[3] = 0x48; 
      Letter[4] = 0x88; 
      Letter[5] = 0xFC; 
      Letter[6] = 0x08; 
      Letter[7] = 0x08; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case '5': 
      Letter[0] = 0xF8; 
      Letter[1] = 0x80; 
      Letter[2] = 0x80; 
      Letter[3] = 0xF0; 
      Letter[4] = 0x08; 
      Letter[5] = 0x08; 
      Letter[6] = 0x88; 
      Letter[7] = 0x70; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case '6': 
      Letter[0] = 0x70; 
      Letter[1] = 0x88; 
      Letter[2] = 0x80; 
      Letter[3] = 0xB0; 
      Letter[4] = 0xC8; 
      Letter[5] = 0x88; 
      Letter[6] = 0x88; 
      Letter[7] = 0x70; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case '7': 
      Letter[0] = 0xF8; 
      Letter[1] = 0x08; 
      Letter[2] = 0x08; 
      Letter[3] = 0x10; 
      Letter[4] = 0x10; 
      Letter[5] = 0x20; 
      Letter[6] = 0x20; 
      Letter[7] = 0x20; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case '8': 
      Letter[0] = 0x70; 
      Letter[1] = 0x88; 
      Letter[2] = 0x88; 
      Letter[3] = 0x70; 
      Letter[4] = 0x88; 
      Letter[5] = 0x88; 
      Letter[6] = 0x88; 
      Letter[7] = 0x70; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case '9': 
      Letter[0] = 0x70; 
      Letter[1] = 0x88; 
      Letter[2] = 0x88; 
      Letter[3] = 0x98; 
      Letter[4] = 0x68; 
      Letter[5] = 0x08; 
      Letter[6] = 0x88; 
      Letter[7] = 0x70; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case ' ': 
      Letter[0] = 0x00; 
      Letter[1] = 0x00; 
      Letter[2] = 0x00; 
      Letter[3] = 0x00; 
      Letter[4] = 0x00; 
      Letter[5] = 0x00; 
      Letter[6] = 0x00; 
      Letter[7] = 0x00; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case '.': 
      Letter[0] = 0x00; 
      Letter[1] = 0x00; 
      Letter[2] = 0x00; 
      Letter[3] = 0x00; 
      Letter[4] = 0x00; 
      Letter[5] = 0x00; 
      Letter[6] = 0xC0; 
      Letter[7] = 0xC0; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case ',': 
      Letter[0] = 0x00; 
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      Letter[1] = 0x00; 
      Letter[2] = 0x00; 
      Letter[3] = 0x00; 
      Letter[4] = 0x00; 
      Letter[5] = 0x00; 
      Letter[6] = 0x00; 
      Letter[7] = 0xC0; 
      Letter[8] = 0xC0; 
      Letter[9] = 0x80; 
      break; 
    case '"': 
      Letter[0] = 0x80; 
      Letter[1] = 0x80; 
      Letter[2] = 0x00; 
      Letter[3] = 0x00; 
      Letter[4] = 0x00; 
      Letter[5] = 0x00; 
      Letter[6] = 0x00; 
      Letter[7] = 0x00; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case '-': 
      Letter[0] = 0x00; 
      Letter[1] = 0x00; 
      Letter[2] = 0x00; 
      Letter[3] = 0x00; 
      Letter[4] = 0xF0; 
      Letter[5] = 0x00; 
      Letter[6] = 0x00; 
      Letter[7] = 0x00; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case ':': 
      Letter[0] = 0x00; 
      Letter[1] = 0x00; 
      Letter[2] = 0xC0; 
      Letter[3] = 0xC0; 
      Letter[4] = 0x00; 
      Letter[5] = 0x00; 
      Letter[6] = 0xC0; 
      Letter[7] = 0xC0; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case '/': 
      Letter[0] = 0x01; 
      Letter[1] = 0x02; 
      Letter[2] = 0x04; 
      Letter[3] = 0x08; 
      Letter[4] = 0x10; 
      Letter[5] = 0x20; 
      Letter[6] = 0x40; 
      Letter[7] = 0x80; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case '=': 
      Letter[0] = 0x00; 
      Letter[1] = 0x00; 
      Letter[2] = 0xF0; 
      Letter[3] = 0x00; 
      Letter[4] = 0xF0; 
      Letter[5] = 0x00; 
      Letter[6] = 0x00; 
      Letter[7] = 0x00; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case '?': 
      Letter[0] = 0xF0; 
      Letter[1] = 0x08; 
      Letter[2] = 0x08; 
      Letter[3] = 0x10; 
      Letter[4] = 0x20; 
      Letter[5] = 0x20; 
      Letter[6] = 0x00; 
      Letter[7] = 0x20; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    case '!': 
      Letter[0] = 0x80; 
      Letter[1] = 0x80; 
      Letter[2] = 0x80; 
      Letter[3] = 0x80; 
      Letter[4] = 0x80; 
      Letter[5] = 0x80; 
      Letter[6] = 0x00; 
      Letter[7] = 0x80; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
    default: 
      Letter[0] = 0xFC; 
      Letter[1] = 0x84; 
      Letter[2] = 0x84; 
      Letter[3] = 0x84; 
      Letter[4] = 0x84; 
      Letter[5] = 0x84; 
      Letter[6] = 0x84; 
      Letter[7] = 0xFC; 
      Letter[8] = 0x00; 
      Letter[9] = 0x00; 
      break; 
     
} 
    Right += GetSpace(*(SCFrame.Text+(letter-1)));  
    for (y = 0; y <= 20; y+=2) { 
      if ((((SCFrame.TextMask)>>(y/2))&0x01)>0) { 
        for (i = 0; i<=((GetSpace(*(SCFrame.Text+(letter-1)))-2)/2); i++) { 
          x=(14-i*2); 
          if (((Right-1)*3 + (x-1)*3)<=599 && (Right-x)>=0 && (Top+y)>=0) { 
            if( (Letter[y/2]>>(x/2))&0x01==0x01)  { 
              FullPixelRender ((Right-x),(Top+y),TextCol);  
              Rendered=1;  
            } 
            else { 
              if ((y/2)<9 && (x/2)<8) { 
                if ( (Letter[y/2 ]>>(x/2+1)&0x01)==0x01  
                    && (Letter[y/2+1]>>(x/2 )&0x01)==0x01 
                    && (Letter[y/2+1]>>(x/2+1)&0x01)==0x00){ 
                  SplitFullPixelRender((Right-x),(Top+y),BGCol,~SPBOTLEFT); 
                  SplitFullPixelRender((Right-x),(Top+y),TextCol,SPBOTLEFT); 
                  Rendered=1; 
                } 
              } 
              if ((y/2)>0 && (x/2)<8) { 
                if ( (Letter[y/2 ]>>(x/2+1)&0x01)==0x01  
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                    && (Letter[y/2-1]>>(x/2 )&0x01)==0x01 
                    && (Letter[y/2-1]>>(x/2+1)&0x01)==0x00){  
                  SplitFullPixelRender((Right-x),(Top+y),BGCol,~SPTOPLEFT); 
                  SplitFullPixelRender((Right-x),(Top+y),TextCol,SPTOPLEFT); 
                  Rendered=1; 
                } 
              }           
              if ((y/2)>0 && (x/2)>0) { 
                if ( (Letter[y/2 ]>>(x/2-1)&0x01)==0x01  
                    && (Letter[y/2-1]>>(x/2 )&0x01)==0x01 
                    && (Letter[y/2-1]>>(x/2-1)&0x01)==0x00){  
                  SplitFullPixelRender((Right-x),(Top+y),BGCol,~SPTOPRIGHT); 
                  SplitFullPixelRender((Right-x),(Top+y),TextCol,SPTOPRIGHT); 
                  Rendered=1; 
                } 
              } 
              if ((y/2)<9 && (x/2)>0) { 
                if ( (Letter[y/2 ]>>(x/2-1)&0x01)==0x01  
                    && (Letter[y/2+1]>>(x/2 )&0x01)==0x01 
                    && (Letter[y/2+1]>>(x/2-1)&0x01)==0x00){ 
                  SplitFullPixelRender((Right-x),(Top+y),BGCol,~SPBOTRIGHT); 
                  SplitFullPixelRender((Right-x),(Top+y),TextCol,SPBOTRIGHT); 
                  Rendered=1; 
                } 
              } 
            }  
            if (Rendered==0) { 
              FullPixelRender ((Right-x),(Top+y),BGCol);  
              Rendered=1; 
            }  
          } 
          Rendered=0; 
        } 
        Rendered=0; 
      } 
 
    } 
    //Right += GetSpace(*(SCFrame.Text+(letter-1))); 
  } 
}  
int x2xsc(int x) { 
  int xsc;        // Start with x = 0-200 inclusive (201 values) 
  if (x==0) x=1;     // Remove 0, 1-200 inclusive (200 values) 
  xsc = (x+x%2);     // Make x even and higher...0,2,4,6,8...20, 11 possible values 
  xsc /= 2;        // Divide by 2, 0,1,2,3,4...10, 11 possible values 
  //if (xsc ==0) xsc++;  // add one to zero, 1,2,3,4...10, 10 possible values 
  return xsc; 
} 
 
void SplitFullPixelRender (int x, int y, struct colourst * C, unsigned int SubPixel) 
{ 
  /* x and y ranges:  
x = 0 - 200 (201 posible positions) 
y = 0 - 20 (21 possible positions) */ 
  int xsc,ysc; 
  unsigned int SubPixelTemp = 0x00; 
  ysc = x2xsc(y); 
  xsc = x2xsc(x); 
 
  /* Subpixel Maps 
   SPTOPLEFT 0x01 
   SPBOTLEFT 0x02 
   SPBOTRIGHT 0x04 
   SPTOPRIGHT 0x08 
   
   SPFULL   0x0F 
   
   SPTOP   0x09 
   SPBOT   0x06 
   SPLEFT   0x03 
   SPRIGHT  0x0C */ 
 
  if (x%2==0) { 
    if ((SubPixel&SPTOPLEFT)==SPTOPLEFT) { 
      SubPixelTemp |= SPTOPRIGHT; 
    } 
    if ((SubPixel&SPBOTLEFT)==SPBOTLEFT) { 
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      SubPixelTemp |= SPBOTRIGHT; 
    } 
    if ((SubPixel&SPTOPRIGHT)==SPTOPRIGHT) { 
      SubPixelTemp |= SPTOPLEFT; 
    } 
    if ((SubPixel&SPBOTRIGHT)==SPBOTRIGHT) { 
      SubPixelTemp |= SPBOTLEFT; 
    } 
    SubPixel = SubPixelTemp; 
    SubPixelTemp= 0x00; 
  } 
 
  if (y%2==0) { 
    if ((SubPixel&SPTOPLEFT)==SPTOPLEFT) { 
      SubPixelTemp |= SPBOTLEFT; 
    } 
    if ((SubPixel&SPBOTLEFT)==SPBOTLEFT) { 
      SubPixelTemp |= SPTOPLEFT; 
    } 
    if ((SubPixel&SPTOPRIGHT)==SPTOPRIGHT) { 
      SubPixelTemp |= SPBOTRIGHT; 
    } 
    if ((SubPixel&SPBOTRIGHT)==SPBOTRIGHT) { 
      SubPixelTemp |= SPTOPRIGHT; 
    } 
    SubPixel = SubPixelTemp; 
  } 
 
  if (y%2!=0 && x%2==0)   { 
    // If y is odd and x is even x = 0,2,4,8..200, y = 1,3,5,7..19 
    // xsc = 1,1,2,3..100, ysc =  
    // Shift everything slightly left... x++ 
    if (x>0)  SubPixelRender (xsc ,ysc ,C,SPLEFT&SubPixel); 
    if (x<200) SubPixelRender (xsc+1,ysc ,C,SPRIGHT&SubPixel);  } 
  if (y%2!=0 && x%2!=0)   {// If y is odd and x is odd 
    // No need to shift... 
    SubPixelRender (xsc ,ysc ,C,SPFULL&SubPixel);       } 
  if (y%2==0 && x%2!=0)   {// If y is even and x is odd 
    // Shift everything slightly down.. y++ 
    if (y>0)  SubPixelRender (xsc ,ysc ,C,SPTOP&SubPixel); 
    if (y<20)  SubPixelRender (xsc ,ysc+1,C,SPBOT&SubPixel); } 
  if (y%2==0 && x%2==0)   { 
    if (x>0 && y>0)   SubPixelRender (xsc ,ysc ,C,SPBOTLEFT&SubPixel); 
    if (x<200 && y>0)  SubPixelRender (xsc+1,ysc ,C,SPBOTRIGHT&SubPixel); 
    if (x>0 && y<20)  SubPixelRender (xsc ,ysc+1,C,SPTOPLEFT&SubPixel); 
    if (y<20 && x<200) SubPixelRender (xsc+1,ysc+1,C,SPTOPRIGHT&SubPixel);  } 
} 
 
void FullPixelRender (int x, int y, struct colourst * C) { 
  /* x and y ranges:  
  x = 0 - 200 (201 posible positions) 
  y = 0 - 20 (21 possible positions) */ 
  SplitFullPixelRender (x,y,C,SPFULL); 
} 
 
void SubPixelRender(int xsc, int ysc, struct colourst * C, int subpixel) { 
  /* xsc and ysc ranges:  
  x = 1 - 100 (100 posible positions) 
  y = 1 - 10 (10 possible positions) */ 
  u8 * dtrptr8; 
  int Ptype; 
  dtrptr8 = (u8*)(&(ds[0])); 
  if (xsc%4==0) Ptype = 4; 
  else Ptype = xsc%4; 
  if (ysc%2==0)  Ptype+=4; 
  /* Subpixel Maps 
   SPTOPLEFT 0x01 
   SPBOTLEFT 0x02 
   SPBOTRIGHT 0x04 
   SPTOPRIGHT 0x08 
   
   SPFULL   0x0F 
   
   SPTOP   0x09 
   SPBOT   0x06 
   SPLEFT   0x03 
   SPRIGHT  0x0C  
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  1  4 
  2  3   
  */ 
  if (xsc<=100 && xsc>=1 && ysc<=10 && ysc>=1) { 
    switch (Ptype) { 
    case 4: 
      /* R G 
        B */ 
      if ((subpixel & SPTOPLEFT) == SPTOPLEFT)  *(dtrptr8 + (300*((ysc-1)) + ((xsc-
1))*3+2)) = C->R; 
      if ((subpixel & SPBOTRIGHT) == SPBOTRIGHT) *(dtrptr8 + (300*((ysc-1)) + ((xsc-
1))*3 )) = C->B; 
      if ((subpixel & SPTOPRIGHT) == SPTOPRIGHT) *(dtrptr8 + (300*((ysc-1)) + ((xsc-
1))*3+1)) = C->G; 
      break; 
    case 3: 
      /* B  
        R G */ 
      if ((subpixel & SPBOTLEFT) == SPBOTLEFT)  *(dtrptr8 + (300*((ysc-1)) + ((xsc-
1))*3+2)) = C->R; 
      if ((subpixel & SPTOPLEFT) == SPTOPLEFT)  *(dtrptr8 + (300*((ysc-1)) + ((xsc-
1))*3 )) = C->B; 
      if ((subpixel & SPBOTRIGHT) == SPBOTRIGHT) *(dtrptr8 + (300*((ysc-1)) + ((xsc-
1))*3+1)) = C->G; 
      break; 
    case 2: 
      /* R G 
        B  */ 
      if ((subpixel & SPTOPLEFT) == SPTOPLEFT)  *(dtrptr8 + (300*((ysc-1)) + ((xsc-
1))*3+2)) = C->R; 
      if ((subpixel & SPBOTLEFT) == SPBOTLEFT)  *(dtrptr8 + (300*((ysc-1)) + ((xsc-
1))*3 )) = C->B; 
      if ((subpixel & SPTOPRIGHT) == SPTOPRIGHT) *(dtrptr8 + (300*((ysc-1)) + ((xsc-
1))*3+1)) = C->G; 
      break; 
    case 1: 
      /*  B 
        R G */ 
      if ((subpixel & SPBOTLEFT) == SPBOTLEFT)  *(dtrptr8 + (300*((ysc-1)) + ((xsc-
1))*3+2)) = C->R; 
      if ((subpixel & SPTOPRIGHT) == SPTOPRIGHT) *(dtrptr8 + (300*((ysc-1)) + ((xsc-
1))*3 )) = C->B; 
      if ((subpixel & SPBOTRIGHT) == SPBOTRIGHT) *(dtrptr8 + (300*((ysc-1)) + ((xsc-
1))*3+1)) = C->G; 
      break; 
    case 8: 
      /* G R 
        B  */ 
      if ((subpixel & SPTOPRIGHT) == SPTOPRIGHT) *(dtrptr8 + (300*((ysc-1)) + ((xsc-
1))*3+2)) = C->R; 
      if ((subpixel & SPBOTLEFT) == SPBOTLEFT)  *(dtrptr8 + (300*((ysc-1)) + ((xsc-
1))*3 )) = C->B; 
      if ((subpixel & SPTOPLEFT) == SPTOPLEFT)  *(dtrptr8 + (300*((ysc-1)) + ((xsc-
1))*3+1)) = C->G; 
      break; 
    case 7: 
      /*  B 
        G R */ 
      if ((subpixel & SPBOTRIGHT) == SPBOTRIGHT) *(dtrptr8 + (300*((ysc-1)) + ((xsc-
1))*3+2)) = C->R; 
      if ((subpixel & SPTOPRIGHT) == SPTOPRIGHT) *(dtrptr8 + (300*((ysc-1)) + ((xsc-
1))*3 )) = C->B; 
      if ((subpixel & SPBOTLEFT) == SPBOTLEFT)  *(dtrptr8 + (300*((ysc-1)) + ((xsc-
1))*3+1)) = C->G; 
      break; 
    case 6: 
      /* G R 
        B */ 
      if ((subpixel & SPTOPRIGHT) == SPTOPRIGHT) *(dtrptr8 + (300*((ysc-1)) + ((xsc-
1))*3+2)) = C->R; 
      if ((subpixel & SPBOTRIGHT) == SPBOTRIGHT) *(dtrptr8 + (300*((ysc-1)) + ((xsc-
1))*3 )) = C->B; 
      if ((subpixel & SPTOPLEFT) == SPTOPLEFT)  *(dtrptr8 + (300*((ysc-1)) + ((xsc-
1))*3+1)) = C->G; 
      break; 
    case 5: 
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      /* B  
        G R */ 
      if ((subpixel & SPBOTRIGHT) == SPBOTRIGHT) *(dtrptr8 + (300*((ysc-1)) + ((xsc-
1))*3+2)) = C->R; 
      if ((subpixel & SPTOPLEFT) == SPTOPLEFT)  *(dtrptr8 + (300*((ysc-1)) + ((xsc-
1))*3 )) = C->B; 
      if ((subpixel & SPBOTLEFT) == SPBOTLEFT)  *(dtrptr8 + (300*((ysc-1)) + ((xsc-
1))*3+1)) = C->G; 
      break;  }                   
  } 
} 
 
void Ready4FXP(unsigned int Blocking) { 
  if (Blocking>0) { 
    //WDG->CR    &= ~0x02;   // Stop WDG 
    SCFrame.seqnum = 1; 
    FXProcess(); 
    NeedsUpdate = 0; 
    Updateboard();       // Update Board will restart WDG 
  } 
} 
 
void Updateboard(void) { 
  int shift,color,pixel,bitcount; 
  u8 * dtrptr8; 
  u8 * ptr; 
  WDG->CR   &= ~0x02;     // Stop Counting, Only effective in Timer Mode 
  if (SCFrame.Register == _Calibrate) { 
    ptr = (u8*)(&(dsC[0])); } 
  else { 
    ptr = (u8*)(&(ds[0]));} 
  if (timingx2==_Self) { 
    for (bitcount = 1; bitcount<=896; bitcount++) { 
      Clock = _HIGH; 
      Clock = _LOW; 
    } 
  } 
  for (pixel = 98; pixel>=0; pixel-=2) { 
    DATA18 = _LOW;     // 0 Start bit 
    DATA91 = _LOW; 
    Clock = _HIGH; 
    Clock = _LOW; 
 
    DATA18 = SCFrame.Register;   // SCFrame.Register selection bit 
    DATA91 = SCFrame.Register; 
    Clock = _HIGH; 
    Clock = _LOW; 
 
    for (color = 0; color<=2; color++) { 
      switch (color) { 
      case 0: 
        dtrptr8=(((u8*)(ptr))+pixel*3+1); 
        break; 
      case 1: 
        dtrptr8=(((u8*)(ptr))+pixel*3+0); 
        break; 
      case 2: 
        dtrptr8=(((u8*)(ptr))+pixel*3+2); 
        break; 
      } 
      shift = 0; 
      if (SCFrame.Register == _Calibrate) { 
        DATA91 = 0x00;    // Void Bit - Blank 
        DATA18 = 0x00; 
        Clock = _HIGH; 
        Clock = _LOW; 
        for (bitcount = 0; bitcount <=1; bitcount++) {    // Next Two bits are timing 
          if ((color == 2) && ((timingx2 & (0x002 >> bitcount) ) > 0)) {    
                                  // Only for color 0, R 
            DATA91 = _HIGH;           
            DATA18 = _HIGH; 
          } 
          else {                     // Else blank or low 
            DATA91 = _LOW;            
            DATA18 = _LOW; 
          } 
          Clock = _HIGH; 
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          Clock = _LOW; 
        } 
        for (bitcount = 0; bitcount <=6; bitcount++) { 
          DATA91 = (((((*(dtrptr8+2400) & (0x80>>shift)))>>(7-shift))<<0) 
          | ((((*(dtrptr8+2700) & (0x80>>shift)))>>(7-shift))<<1)); 
          DATA18 = (((((*(dtrptr8   ) & (0x80>>shift)))>>(7-shift))<<0)  
          | ((((*(dtrptr8+300 ) & (0x80>>shift)))>>(7-shift))<<1) 
          | ((((*(dtrptr8+600 ) & (0x80>>shift)))>>(7-shift))<<2) 
          | ((((*(dtrptr8+900 ) & (0x80>>shift)))>>(7-shift))<<3) 
          | ((((*(dtrptr8+1200) & (0x80>>shift)))>>(7-shift))<<4) 
          | ((((*(dtrptr8+1500) & (0x80>>shift)))>>(7-shift))<<5) 
          | ((((*(dtrptr8+1800) & (0x80>>shift)))>>(7-shift))<<6) 
          | ((((*(dtrptr8+2100) & (0x80>>shift)))>>(7-shift))<<7)); 
          shift = shift + 1;  
          Clock = _HIGH; 
          Clock = _LOW; 
        } 
      }   
      else { 
        for (bitcount = 0; bitcount <=9; bitcount++) { 
          if (((0x200 >> bitcount) & Contrast)>0x000) { 
            DATA91 = 0x00; 
            DATA18 = 0x00; 
            Clock = _HIGH; 
            Clock = _LOW; 
          } 
          else { 
            DATA91 = (((((*(dtrptr8+2400) & (0x80>>shift)))>>(7-shift))<<0) 
            | ((((*(dtrptr8+2700) & (0x80>>shift)))>>(7-shift))<<1)); 
            DATA18 = (((((*(dtrptr8   ) & (0x80>>shift)))>>(7-shift))<<0)  
            | ((((*(dtrptr8+300 ) & (0x80>>shift)))>>(7-shift))<<1) 
            | ((((*(dtrptr8+600 ) & (0x80>>shift)))>>(7-shift))<<2) 
            | ((((*(dtrptr8+900 ) & (0x80>>shift)))>>(7-shift))<<3) 
            | ((((*(dtrptr8+1200) & (0x80>>shift)))>>(7-shift))<<4) 
            | ((((*(dtrptr8+1500) & (0x80>>shift)))>>(7-shift))<<5) 
            | ((((*(dtrptr8+1800) & (0x80>>shift)))>>(7-shift))<<6) 
            | ((((*(dtrptr8+2100) & (0x80>>shift)))>>(7-shift))<<7)); 
            shift = shift + 1;  
            Clock = _HIGH; 
            Clock = _LOW; 
          } 
        } 
      }     
    }       
  } 
  for (pixel = 1; pixel<=99; pixel+=2) { 
    DATA18 = _LOW;     // 0 Start bit 
    DATA91 = _LOW; 
    Clock = _HIGH; 
    Clock = _LOW; 
 
    DATA18 = SCFrame.Register;   // SCFrame.Register selection bit 
    DATA91 = SCFrame.Register; 
    Clock = _HIGH; 
    Clock = _LOW; 
 
    for (color = 0; color<=2; color++) { 
      switch (color) { 
      case 0: 
        dtrptr8=(((u8*)(ptr))+pixel*3+1); 
        break; 
      case 1: 
        dtrptr8=(((u8*)(ptr))+pixel*3+0); 
        break; 
      case 2: 
        dtrptr8=(((u8*)(ptr))+pixel*3+2); 
        break; 
      } 
      shift = 0; 
      if (SCFrame.Register == _Calibrate) { 
        DATA91 = 0x00;    // Void Bit - Blank 
        DATA18 = 0x00; 
        Clock = _HIGH; 
        Clock = _LOW; 
        for (bitcount = 0; bitcount <=1; bitcount++) {    // Next Two bits are timing 
          if ((color == 2) && ((timingx2 & (0x002 >> bitcount) ) > 0)) {    
                                  // Only for color 0, R 
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            DATA91 = _HIGH;           
            DATA18 = _HIGH; 
          } 
          else {                     // Else blank or low 
            DATA91 = _LOW;            
            DATA18 = _LOW; 
          } 
          Clock = _HIGH; 
          Clock = _LOW; 
        } 
        for (bitcount = 0; bitcount <=6; bitcount++) { 
          DATA91 = (((((*(dtrptr8+2400) & (0x80>>shift)))>>(7-shift))<<0) 
          | ((((*(dtrptr8+2700) & (0x80>>shift)))>>(7-shift))<<1)); 
          DATA18 = (((((*(dtrptr8   ) & (0x80>>shift)))>>(7-shift))<<0)  
          | ((((*(dtrptr8+300 ) & (0x80>>shift)))>>(7-shift))<<1) 
          | ((((*(dtrptr8+600 ) & (0x80>>shift)))>>(7-shift))<<2) 
          | ((((*(dtrptr8+900 ) & (0x80>>shift)))>>(7-shift))<<3) 
          | ((((*(dtrptr8+1200) & (0x80>>shift)))>>(7-shift))<<4) 
          | ((((*(dtrptr8+1500) & (0x80>>shift)))>>(7-shift))<<5) 
          | ((((*(dtrptr8+1800) & (0x80>>shift)))>>(7-shift))<<6) 
          | ((((*(dtrptr8+2100) & (0x80>>shift)))>>(7-shift))<<7)); 
          shift = shift + 1;  
          Clock = _HIGH; 
          Clock = _LOW; 
        } 
      }   
      else { 
        for (bitcount = 0; bitcount <=9; bitcount++) { 
          if (((0x200 >> bitcount) & Contrast)>0x000) { 
            DATA91 = 0x00; 
            DATA18 = 0x00; 
            Clock = _HIGH; 
            Clock = _LOW; 
          } 
          else { 
            DATA91 = (((((*(dtrptr8+2400) & (0x80>>shift)))>>(7-shift))<<0) 
            | ((((*(dtrptr8+2700) & (0x80>>shift)))>>(7-shift))<<1)); 
            DATA18 = (((((*(dtrptr8   ) & (0x80>>shift)))>>(7-shift))<<0)  
            | ((((*(dtrptr8+300 ) & (0x80>>shift)))>>(7-shift))<<1) 
            | ((((*(dtrptr8+600 ) & (0x80>>shift)))>>(7-shift))<<2) 
            | ((((*(dtrptr8+900 ) & (0x80>>shift)))>>(7-shift))<<3) 
            | ((((*(dtrptr8+1200) & (0x80>>shift)))>>(7-shift))<<4) 
            | ((((*(dtrptr8+1500) & (0x80>>shift)))>>(7-shift))<<5) 
            | ((((*(dtrptr8+1800) & (0x80>>shift)))>>(7-shift))<<6) 
            | ((((*(dtrptr8+2100) & (0x80>>shift)))>>(7-shift))<<7)); 
            shift = shift + 1;  
            Clock = _HIGH; 
            Clock = _LOW; 
          } 
        } 
      }     
    }       
  } 
  if (timingx2!=_Self) { 
    Output_EN = _HIGH; 
    Latch = _HIGH; 
    Latch = _LOW; 
    Output_EN = _LOW; 
  } 
  else{ 
    Latch = _HIGH; 
    Latch = _LOW; 
  } 
  WDG->CR   |= 0x02;      // Start Counting, Only effective in Timer Mode    
} 
 
void  Ten24Pulses(void) { 
  int bitcount; 
  for (bitcount = 1; bitcount<=1024; bitcount++) { 
    Clock = _HIGH; 
    Clock = _LOW; 
  } 
} 
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3 Ethernet Switch Configuration KSZ8993ml.h 
/******************** (C) COPYRIGHT 2007 LAADtech Pty Ltd ********************** 
* File Name     : KSZ8993ML.h                       * 
* Author       : D. Xavier                        * 
* Version      : 1.6                           * 
* Date        : 04/2009                         * 
* Description    : Full function set for the KSZ8993ML managed switch    * 
* Definitions    : KSZ_Init(), SPI_Init(), SPI_Clock(), SPI_Inv_Clock(),  * 
*            SPI_KSZ_Full(command),                 * 
*            SPI_KSZ_Single(data, addr, command)           * 
* Uses Files     : common.h, KSZ889ML.h, ipport.h (Defs)          * 
********************************************************************************* 
* 1.1  |  Included .h                       10/02/2009 * 
* 1.2  |  Corrected SPI Initialisation and Read functions     10/03/2009 * 
* 1.3  |  SPI programming correctly, I2C Removed         13/03/2009 * 
* 1.3a |  During testing needed KSZ_Reset, later removed in HW  13/03/2009 * 
* 1.4  |  Included basic parameters to be changed on the fly   28/03/2009 * 
* 1.5  |  Corrected basic parameters in full array        05/04/2009 * 






// Common Signals 
#define DELAY    0x7FFF 
 
// SWITCH CONTROL 
#define Serial_Config_1   GPIO3->DR[0x040]  // 0000 0100 0000 P3.4 
#define Serial_Config_0   GPIO3->DR[0x080]  // 0000 1000 0000 P3.5 
#define AUTO_MDIX_P2    GPIO3->DR[0x100]  // 0001 0000 0000 P3.6 
#define MANUAL_MDIX_P2   GPIO3->DR[0x200]  // 0010 0000 0000 P3.7 
#define HWOW        GPIO2->DR[0x010]  // 0000 0001 0000 P2.2 
 
// External Function Prototypes 
extern void LED_Write(int);       /* External Function used to change LEDs*/ 
 
// Function Prototypes 
void KSZ_Init(void);          /* Switch initialisation fuction    */ 
 
/******************************************************************************** 
 * Serial Peripheral Interface                         * 
 * This section declares the functions and signals for using the SPInterface  * 
 * to program the KSZ8993ML                          * 
 ********************************************************************************/ 
// SPI for KSZ8993ML 
#define SPI_Clk       GPIO2->DR[0x040]  // 0000 0100 0000 P2.4 
#define SPI_MoSi      GPIO2->DR[0x080]  // 0000 1000 0000 P2.5 
#define SPI_MiSo      GPIO2->DR[0x100]  // 0001 0000 0000 P2.6 
#define SPI_NSS       GPIO2->DR[0x200]  // 0010 0000 0000 P2.7 
 
// Read/Write Constants 
#define _Read  0x03    // Defined Pg41 of M9999-021307-1.06 Micrel Data Sheet 
#define _Write 0x02  
 
// Function Prototypes 
void SPI_Init(void);          /* Initialises GPIO pins for SPI    */ 
void SPI_Clock(void);          /* Uses wait to slow down SPI to <5Mhz */ 
void SPI_Inv_Clock(void); 
 
/* SPI programs/reads entire PROM to/from memory in KSZ8993ML          */ 
unsigned int SPI_KSZ_Full(unsigned int command); 
 
/* SPI programs/reads single address to/from memory in KSZ8993ML        */ 
unsigned int SPI_KSZ_Single(unsigned int data, unsigned int addr, unsigned int 
command);  
 
#endif   // __KSZ8993 
4 Ethernet Switch Configuration KSZ8993ml.c 
/******************** (C) COPYRIGHT 2007 LAADtech Pty Ltd ********************** 
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* File Name     : KSZ8993ML.c                       * 
* Author       : D. Xavier                        * 
* Version      : 1.6                           * 
* Date        : 04/2009                         * 
* Description    : Full function set for the KSZ8993ML managed switch    * 
* Definitions    : KSZ_Init(), SPI_Init(), SPI_Clock(), SPI_Inv_Clock(),  * 
*            SPI_KSZ_Full(command),                 * 
*            SPI_KSZ_Single(data, addr, command)           * 
* Uses Files     : common.h, KSZ889ML.h, ipport.h (Defs)          * 
********************************************************************************* 
* 1.1  |  Included .h                       10/02/2009 * 
* 1.2  |  Corrected SPI Initialisation and Read functions     10/03/2009 * 
* 1.3  |  SPI programming correctly, I2C Removed         13/03/2009 * 
* 1.3a |  During testing needed KSZ_Reset, later removed in HW  13/03/2009 * 
* 1.4  |  Included basic parameters to be changed on the fly   28/03/2009 * 
* 1.5  |  Corrected basic parameters in full array        05/04/2009 * 







extern struct ScreenFrame SCFrame; 
extern struct colourst Colour; 
extern struct colourst BkGrnd; 
 
extern unsigned int FramesTillNextFXP; 
extern unsigned int NeedsUpdate; 
 
extern unsigned int CurrentProgress; 
extern unsigned int NewProgress; 
 
/******************************************************************************** 
* KSZ8893ML Initialisation Function                       * 
*  Function used to correctly set up the GPIO pins and initialise the     * 
* KSZ8993ML managed Switch                           * 
********************************************************************************/ 
void KSZ_Init() {  
  unsigned int Temp1 = 0x00; 
  unsigned int Temp2=0x00; 
 
  // if ((Temp1=SPI_KSZ_Single(0x00,0x00,_Read))==0x93) { 
  // } 
  // else { 
  //   return; 
  // } 
 
  /* Write data to the KSZ8993ML EEPROM  */ 
  SPI_KSZ_Full(_Write);            // Write full EEPROM to KSZ8993ML 
   
#ifndef QUIETBOOT                 
  NewProgress=25;   
#endif  
 
  SPI_KSZ_Single(0x01,0x01,_Write);      // Write Start Switch to register 1 
  while((Temp1&0x60)!=0x60 || (Temp2&0x60)!=0x60) { 
    if (Temp1&0x40==0x00) { 
      SPI_KSZ_Single(0x20,0x1D,_Write);   
    } 
    if (Temp2&0x40==0x00) { 
      SPI_KSZ_Single(0x20,0x2D,_Write);   
    } 
     
    // Wait for Port 1 Status to stabilise 
    Temp1 = SPI_KSZ_Single(0x01,0x1F,_Read); 
    while (Temp1 != SPI_KSZ_Single(0x01,0x1F,_Read)) { 
      Temp1 = SPI_KSZ_Single(0x01,0x1F,_Read);   
    } 
     
#ifndef QUIETBOOT 
    Status[5]=hex2char(0x0F&(Temp1>>4)); 
    Status[6]=hex2char(0x0F&(Temp1)); 
#endif 
 
    // Wait for Port 1 Link 
    Temp1 = SPI_KSZ_Single(0x01,0x1E,_Read); 
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    while (Temp1 != SPI_KSZ_Single(0x01,0x1E,_Read)) { 
      Temp1 = SPI_KSZ_Single(0x01,0x1E,_Read);   
    } 
 
#ifndef QUIETBOOT 
    Status[3]=hex2char(0x0F&(Temp1>>4)); 
    Status[4]=hex2char(0x0F&(Temp1)); 
#endif 
 
    // Wait for Port 2 Status to stabilise 
    Temp2 = SPI_KSZ_Single(0x01,0x2F,_Read); 
    while (Temp2 != SPI_KSZ_Single(0x01,0x2F,_Read)) { 
      Temp2 = SPI_KSZ_Single(0x01,0x2F,_Read);   
    } 
 
#ifndef QUIETBOOT 
    Status[12]=hex2char(0x0F&(Temp2>>4)); 
    Status[13]=hex2char(0x0F&(Temp2)); 
#endif 
 
    // Wait for Port 2 Link 
    Temp2 = SPI_KSZ_Single(0x01,0x2E,_Read); 
    while (Temp2 != SPI_KSZ_Single(0x01,0x2E,_Read)) { 
      Temp2 = SPI_KSZ_Single(0x01,0x2E,_Read);   
    } 
 
#ifndef QUIETBOOT 
    Status[10]=hex2char(0x0F&(Temp2>>4)); 
    Status[11]=hex2char(0x0F&(Temp2)); 
 
    SCFrame.Text = Status; 
    SCFrame.Length = 14; 
    BkGrnd.R=0x000; 
    BkGrnd.G=0x000; 
    textwriter(1,GetAllSpace()-19,SCFrame.C,SCFrame.BG); 
    BkGrnd.G=0x0FF; 
    BkGrnd.R=0x0FF; 
#endif 
 
  } 
   
#ifndef QUIETBOOT 






* SPI_Clock (INV)() Initiates single clock pulse on SPI Clock line       * 
*  Should be implemented as single function which reads current CLK State   * 
* PARAMS: none                               * 




  int d; 
  d=DELAY; 
  wait(d); 
  SPI_Clk = _HIGH; 
  wait(d); 




  int d; 
  d=DELAY; 
  wait(d); 
  SPI_Clk = _LOW; 
  wait(d); 




* SPI_KSZ_Full() Read/Writes entire 128 bit memory               * 
*  Should contain some basic settings to be changed              * 
* PARAMS: none                                 * 
* RETURNS: int 0 for success, 1 if error on write, register if read error   * 
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********************************************************************************/ 
unsigned int SPI_KSZ_Full(unsigned int command) { 
  unsigned int offset,shift; 
  unsigned int KEEPROMin[130] = { 
    /*00 */ 0x00,    /* Read/Write command space   */ 
    /*01 */ 0x00,    /* Start Address = 0000 0000  */ 
     
    /**** Chip ID 0x93 for KSZ8993 ****/ 
    /*02 */ 0x93, 
 
    /**** Revision ID and Start switch (bit0) ****/ 
    /*03 */ 0x08, 
 
    /**** Global Control ****/ 
    /*   GC0 GC1 GC2 GC3 GC4 GC5 GC6 GC7 GC8 GC9   */ 
    /*04 */ 0x44,0x34,0x71,0x00,0x00,0x63,0x99,0x24,0x24,0x08, 
    /*        0x80 Turns on VLAN boundaries if set                 */ 
    /*                  0x99 Used by KSZ8993M Data sheet page 14/33 Rev1.1,  
                      0x4E used in M9999 1.06 Pg 52          */ 
     
    /**** Reserved ****/ 
    /*14 */ 0x00,0x00,0x00,0x00, 
     
    /**** Port Registers ****/ /* 18 - 63 */ 
    /*   CT0 CT1 CT2 CT3 CT4 CT5 CT6 CT7 CT8 CT9 CT10 CT11 CT12 CT13 ST0 ST2 */ 
    /*P1*/ 
0x00,0x07,0x06,0x00,0x01,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0x00,0xA0,0x06, 
    /*P2*/ 
0x00,0x07,0x06,0x00,0x01,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0x00,0xA0,0x06, 
    /*P3*/ 
0x00,0x07,0x06,0x00,0x01,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x20,0x06, 
 
    /**** Reserved ****/ 
    /*64 */ 0x01,0x00,0xA0,0xE0,0x07,0x00, 
    /*70 */ 0x00,0x00,0x00,0x40,0x20,0x00,0x00,0x00,0x00,0x47, 
    /*80 */ 0x47,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x47,0x00, 
    /*90 */ 0x00,0x00,0x00,0x00,0x00,0x00, 
     
    /**** TOS Priority Control ****/ 
    /*96 */ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, 
     
    /**** MAC Address */ 
    /*104*/ 0x00,0x10,0xA1,0xFF,0xFF,0xFF, 
 
    /**** Indirect Access Control ****/ 
    /*110*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, 
     
    /**** Reserved ****/ 
    /*121*/ 0x00,0x00,0x00,0x00,0x00,0x00,0x00 }; 
  unsigned int KEEPROMout [130]; 
 
  SPI_NSS = _LOW; 
  wait(DELAY); 
 
  // Write Read/Write command into output array 
  *KEEPROMin = command; 
 
  // Output/Input Data 
  if (((*KEEPROMin)&command)==command) {      
    for (offset = 0;offset<=129; offset++) { 
      if (*KEEPROMin==_Write) { 
        for (shift = 0;shift<=7;shift++) { 
          SPI_MoSi = ((((*(KEEPROMin+offset) & (0x80>>shift)))>>(7-shift))<<5); 
          SPI_Clock(); 
        } 
      } 
      else if (*KEEPROMin==_Read) { 
        for (shift = 0;shift<=7;shift++) { 
          if (offset<=1) { 
            SPI_MoSi = ((((*(KEEPROMin+offset) & (0x80>>shift)))>>(7-shift))<<5); 
            *(KEEPROMout+offset)|=((SPI_MoSi>>5)<<(7-shift)); 
            SPI_Clock(); 
          } 
          else { 
            if (offset==2 && shift ==0){  
              SPI_Clk=_HIGH;     // Correct Clock State for Read position 
              wait(DELAY); 
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            }              // Wait before Read 
            else SPI_Inv_Clock(); 
            *(KEEPROMout+offset)|=((SPI_MiSo>>6)<<(7-shift)); 
            if (offset==129 && shift >=7) SPI_Clk=_LOW;      
                          // Correct Clock State for further Writes 
          } 
        } 
      } 
      else { 
        return 0;                       
      } 
    } 
    wait(DELAY); 
    SPI_NSS = _HIGH; 
    wait(DELAY); 
    return 0; 
    // Sucessful read/write performed 
  } 





* SPI_KSZ_Single() Read-Writes single byte to memory              * 
*  Writes to the KSZ8993ML memory one byte at a time through SPI        * 
* PARAMS: none                               * 
* RETURNS: int 0 for success, 1 if error on write, register if read error * 
********************************************************************************/ 
unsigned int  SPI_KSZ_Single(unsigned int data, unsigned int addr, unsigned int 
command) { 
  unsigned int shift,offset; 
  unsigned int array[3] = {0x00, // Read/Write Command 
    0x00,     // Address 
    0x00};     // Data 
  unsigned int ReadByte = 0x00; 
 
  SPI_NSS = _LOW; 
  wait(DELAY); 
 
  // Write Read/Write command into output array 
  *array = command; 
 
  // Write Read/Write command into output array 
  *(array+1) = addr; 
  *(array+2) = data; 
 
  // Output/Input Data   
  for (offset = 0;offset<3; offset++) { 
    if (*array==_Write) { 
      for (shift = 0;shift<=7;shift++) { 
        SPI_MoSi = ((((*(array+offset) & (0x80>>shift)))>>(7-shift))<<5); 
        SPI_Clock(); 
      } 
    } 
    else if (command==_Read) { 
      for (shift = 0;shift<=7;shift++) { 
        if (offset<=1) { 
          SPI_MoSi = ((((*(array+offset) & (0x80>>shift)))>>(7-shift))<<5); 
          SPI_Clock(); 
        } 
        else { 
          if (offset<=2 && shift ==0){  
            SPI_Clk=_HIGH;     // Correct Clock State for Read position 
            wait(DELAY); 
          }              // Wait before Read 
          else SPI_Inv_Clock(); 
          ReadByte|=((SPI_MiSo>>6)<<(7-shift)); 
          if (offset>=2 && shift >=7) SPI_Clk=_LOW;       
                        // Correct Clock State for further Writes 
        } 
      } 
    } 
  } 
  wait(DELAY); 
  SPI_NSS = _HIGH; 
  wait(DELAY); 
  return ReadByte; // Sucessful write performed 
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} 
5 UDP Upcall functions LDT_common.h 
/******************** (C) COPYRIGHT 2007 LAADtech Pty Ltd ********************** 
* File Name     : LDT_common.h                       * 
* Author       : D. Xavier                        * 
* Version      : 3.8                           * 
* Date        : 04/2009                         * 
* Description    : Defines functions and signals common to many files    * 
* Definitions    : Tube_Init(datastore),                  * 
*            DataDisplay(Data1, Data2, Data3, Data4, number),    * 
*            PrintScreen(datastore,Text, Length)           * 
* Uses Files     : display.h, transitions.h, ipport.h (Defs)        * 
********************************************************************************* 
* 1.1  |  Included .h                       10/02/2009 * 
* 1.2  |  Corrected DATA Initialisation              09/03/2009 * 
* 1.3  |  Setup Print Screen                   13/03/2009 * 
* 2.0  |  Complete new version after fuckup            20/03/2009 * 
* 3.0  |  Ethernet UDP Setup Installed              08/04/2009 * 
* 3.1  |  Ethernet UDP Receive Function added Port 3323      09/04/2009 * 
* 3.2  |  Ethernet UDP Diagnostic Function added Port 3324    10/04/2009 * 
* 3.3  |  Ethernet UDP Broadcast Update Function Port 3325    10/04/2009 * 
* 3.4  |  Sync Updte Timed with Watchdog Added          14/04/2009 * 
* 3.5  |  QUIETBOOT Edit                     15/04/2009 * 
* 3.6  |  Correct Packet Free with NET FREEQ LOCK         16/04/2009 * 
* 3.7  |  Ability to switch from WDG Updte to NETMAIN Updte    17/04/2009 * 
* 3.8  |  Removed WDG stop in Upcalls - reserved for Updte ONLY  20/04/2009 * 
*    |  QUIETBOOT - No traces of Progress bar on start up          * 
*    |  QUICKBOOT - Removed                         * 








#define QUIETBOOT    1    // Blacks out screen on startup 
//#define BLACKOUT   1    // Turns off Buff_Out and stays in endless loop to prevent 
interference. 
#define USE_PROTRAST  1    // Uses smart contrasting feature 
#define SEGSTART    _Single // Either _Single or _Double 
#define ProcessorPosition  (SPTOP&SPRIGHT)   // Or SPTOP Or SPBOT 
#define LAADTECHCODE    108     // Board Number (Purple) 
#define LDT_USE_DMA   1    // Use Direct Memory Access 
#define _Default_Timing _800kHz 
 
//SIGNALS 
#define _LOW        0x00 
#define _HIGH        0xFF 
#define _MED        0x0F 
#define _Calibrate     0xFF 
#define _Colour       0x00 
#define _BlockingUpdate   0xFF 
#define _Single       0x01 
#define _Double       0x02               
#define _FixedWidth     0xFF 
 
#define _Default_R     0x024 
#define _Default_B     0x0B2 
#define _Default_G     0x076 
#define _Self        0x001 
#define _800kHz       0x000 
#define _400kHz       0x002 
#define _200kHz       0x003 
 
//CONTROL PINS SECONDARY 
//#define Clock_S    GPIO9->DR[0x040]  // 0000 0100 0000 P9.4 
//#define Latch_S    GPIO9->DR[0x080]  // 0000 1000 0000 P9.5 
//#define Buff_Out_S  GPIO9->DR[0x100]  // 0001 0000 0000 P9.6 
//#define Output_EN_S  GPIO9->DR[0x200]  // 0010 0000 0000 P9.7 
 
//CONTROL INPUT PINS 
//#define Clock_IN   GPIO9->DR[0x004]  // 0000 0000 0100 P9.0 
//#define Latch_IN   GPIO9->DR[0x008]  // 0000 0000 1000 P9.1 
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//#define Buff_Out_IN  GPIO9->DR[0x010]  // 0000 0001 0000 P9.2 
//#define Output_EN_IN GPIO9->DR[0x020]  // 0000 0010 0000 P9.3 
 
//EXTERNAL BUFFER INPUTS 
#define Buff_IN_1    GPIO8->DR[0x004]  // 0000 0000 0100 P8.0 
#define Buff_IN_2    GPIO8->DR[0x008]  // 0000 0000 1000 P8.1 
#define Buff_IN_3    GPIO8->DR[0x010]  // 0000 0001 0000 P8.2 
#define Buff_IN_4    GPIO8->DR[0x020]  // 0000 0010 0000 P8.3 
#define Buff_IN_5    GPIO8->DR[0x040]  // 0000 0100 0000 P8.4 
#define Buff_IN_6    GPIO8->DR[0x080]  // 0000 1000 0000 P8.5 
#define Buff_IN_7    GPIO8->DR[0x100]  // 0001 0000 0000 P8.6 
#define Buff_IN_8    GPIO8->DR[0x200]  // 0010 0000 0000 P8.7 
#define Buff_IN_9    GPIO7->DR[0x100]  // 0001 0000 0000 P7.6 
#define Buff_IN_10   GPIO7->DR[0x200]  // 0010 0000 0000 P7.7 
 
//ANALOG TEMPERATURE SENSOR INPUTS 
//#define Temp_1    GPIO4->DR[0x004]  // 0000 0000 0100 P4.0 
//#define Temp_3    GPIO4->DR[0x008]  // 0000 0000 1000 P4.1 
//#define Temp_4    GPIO4->DR[0x010]  // 0000 0001 0000 P4.2 
//#define Temp_5    GPIO4->DR[0x020]  // 0000 0010 0000 P4.3 
//#define Temp_7    GPIO4->DR[0x040]  // 0000 0100 0000 P4.4 
//#define Temp_8    GPIO4->DR[0x080]  // 0000 1000 0000 P4.5 
//#define Temp_9    GPIO4->DR[0x100]  // 0001 0000 0000 P4.6 
//#define Temp_10    GPIO4->DR[0x200]  // 0010 0000 0000 P4.7 
 
//STATUS LEDS OUTPUT 
//#define STATUS_1 GPIO3->DR[0x004]  // 0000 0000 0100 P3.0 
//#define STATUS_2 GPIO3->DR[0x008]  // 0000 0000 1000 P3.1 
//#define STATUS_3 GPIO3->DR[0x010]  // 0000 0001 0000 P3.2 
//#define STATUS_4 GPIO3->DR[0x020]  // 0000 0010 0000 P3.3 
#define STATUS_CTRL GPIO2->DR[0x020]  // 0000 0010 0000 P2.3 
 
/********************************************************************************  
* KSZ8993ML Control 
* These pins are defined within KSZ8993ML.c/h 
//SWITCH CONTROL 
#define Serial_Config_1   GPIO3->DR[0x040]  // 0000 0100 0000 P3.4 
#define Serial_Config_0   GPIO3->DR[0x080]  // 0000 1000 0000 P3.5 
#define AUTO_MDIX_P2    GPIO3->DR[0x100]  // 0001 0000 0000 P3.6 
#define MANUAL_MDIX_P2   GPIO3->DR[0x200]  // 0010 0000 0000 P3.7 
#define HWOW        GPIO2->DR[0x010]  // 0000 0001 0000 P2.2 




* SPI / I2C 
* These pins are defined within KSZ8993ML.c/h and only for each 
* specific interface depending on which is utilised.            
//SPI for KSZ8993ML 
#define SPI_Clk       GPIO2->DR[0x040]  // 0000 0100 0000 P2.4 
#define SPI_MoSi      GPIO2->DR[0x080]  // 0000 1000 0000 P2.5 
#define SPI_MiSo      GPIO2->DR[0x100]  // 0001 0000 0000 P2.6 
#define SPI_NSS       GPIO2->DR[0x200]  // 0010 0000 0000 P2.7 
 
//I2C for KSZ8993ML 
#define I2C_Clk       GPIO2->DR[0x040]  // 0000 0100 0000 P2.4 
#define I2C_DataIO     GPIO2->DR[0x080]  // 0000 1000 0000 P2.5 
********************************************************************************/ 
 
//I2C (Digital Temperature Sensor) 
//#define DTemp_Clock    GPIO2->DR[0x004]  // 0000 0000 0100 P2.0 
//#define DTemp_Data    GPIO2->DR[0x008]  // 0000 0000 1000 P2.1 
 
/*Media Independent Interface (MII) 
P0.0  MII_TX_CLK   Default Input 
P0.2  MII_RXD0    Default Input 
P0.3  MII_RXD1    Default Input 
P0.4  MII_RXD2    Default Input 
P0.5  MII_RXD3    Default Input 
P0.6  MII_RX_CLK   Default Input 
P0.7  MII_RX_DV    Default Input 
P1.0  MII_RX_ER    Default Input 
P1.1  MII_TXD0    Alternate Output 2 
P1.2  MII_TXD1    Alternate Output 2 
P1.3  MII_TXD2    Alternate Output 2 
P1.4  MII_TXD3    Alternate Output 2 
P1.5  MII_COL     Default Input 
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P1.6  MII_CRS     Default Input 
P1.7  MII_MDC     Alternate Ouput 2 





//#define DATA1 GPIO6->DR[0x004]  // 0000 0000 0100 P6.0 
//#define DATA2 GPIO6->DR[0x008]  // 0000 0000 1000 P6.1 
//#define DATA3 GPIO6->DR[0x010]  // 0000 0001 0000 P6.2 
//#define DATA4 GPIO6->DR[0x020]  // 0000 0010 0000 P6.3 
//#define DATA5 GPIO6->DR[0x040]  // 0000 0100 0000 P6.4 
//#define DATA6 GPIO6->DR[0x080]  // 0000 1000 0000 P6.5 
//#define DATA7 GPIO6->DR[0x100]  // 0001 0000 0000 P6.6 
//#define DATA8 GPIO6->DR[0x200]  // 0010 0000 0000 P6.7 
//#define DATA9  GPIO7->DR[0x004] // 0000 0000 0100 P7.0 
//#define DATA10 GPIO7->DR[0x008] // 0000 0000 1000 P7.1 
#define DATA18 GPIO6->DR[0x3FC]  // All P6     Full banks defined to allow for ease 
of GPIO Access      
#define DATA91 GPIO7->DR[0x00C]  // P7.0-7.1   
 
//CONTROL PINS PRIMARY 
#define Clock      GPIO7->DR[0x010]  // 0000 0100 0000 P7.2 
#define Latch      GPIO7->DR[0x020]  // 0000 1000 0000 P7.3 
#define Buff_Out    GPIO7->DR[0x040]  // 0001 0000 0000 P7.4 
#define Output_EN    GPIO7->DR[0x080]  // 0010 0000 0000 P7.5 
 
//CONTROL PINS SECONDARY 
//#define Clock_S    GPIO9->DR[0x040]  // 0000 0100 0000 P9.4 
//#define Latch_S    GPIO9->DR[0x080]  // 0000 1000 0000 P9.5 
//#define Buff_Out_S  GPIO9->DR[0x100]  // 0001 0000 0000 P9.6 
//#define Output_EN_S  GPIO9->DR[0x200]  // 0010 0000 0000 P9.7 
 
//CONTROL INPUT PINS 
//#define Clock_IN   GPIO9->DR[0x004]  // 0000 0000 0100 P9.0 
//#define Latch_IN   GPIO9->DR[0x008]  // 0000 0000 1000 P9.1 
//#define Buff_Out_IN  GPIO9->DR[0x010]  // 0000 0001 0000 P9.2 
//#define Output_EN_IN GPIO9->DR[0x020]  // 0000 0010 0000 P9.3 
 
//#endif    // USE_DATA 
 
/************************ GLOBAL FUNCTIONS *************************************/ 
/* Basic Wait function, pass it a delay value up to FF FF FF FF */ 
void wait(int); 
 
/* Converts a hex num to an ASCII value */ 
char hex2char(unsigned int hexnum); 
 
/* Compares two strings for a specified length */ 
int LDT_strcmp(char * cmp, const char * org, int length); 
int LDT_strcpy(char * out, char * in, int length); 
 
 
/************************** TUBE FUNCTIONS *************************************/ 
/* Initialises registers and values in A6281 devices in Tubes */ 
int Tube_Init(void); 
 
/*************************** NET FUNCTIONS *************************************/ 
/* Opens UDP Connections in UDP table */ 
int LDtech_init(void); 
 
/* NET Upcalls - ALL UDP Ports */ 
int ldt_upcall (PACKET pkt, void * data); 
int diag_upcall(PACKET pkt, void * data); 
int update_upcall(PACKET pkt, void * data); 
 
#endif   // __CMN 
 
6 UDP Upcall functions LDT_common.c 
/******************** (C) COPYRIGHT 2007 LAADtech Pty Ltd ********************** 
* File Name     : LDT_common.c                       * 
* Author       : D. Xavier                        * 
* Version      : 3.9                           * 
* Date        : 05/2009                         * 
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* Description    : Defines functions and signals common to many files    * 
* Definitions    : Tube_Init(datastore),                  * 
*            DataDisplay(Data1, Data2, Data3, Data4, number),    * 
*            PrintScreen(datastore,Text, Length)           * 
* Uses Files     : display.h, transitions.h, ipport.h (Defs)        * 
********************************************************************************* 
* 1.1  |  Included .h                       10/02/2009 * 
* 1.2  |  Corrected DATA Initialisation              09/03/2009 * 
* 1.3  |  Setup Print Screen                   13/03/2009 * 
* 2.0  |  Complete new version after fuckup            20/03/2009 * 
* 3.0  |  Ethernet UDP Setup Installed              08/04/2009 * 
* 3.1  |  Ethernet UDP Receive Function added Port 3323      09/04/2009 * 
* 3.2  |  Ethernet UDP Diagnostic Function added Port 3324    10/04/2009 * 
* 3.3  |  Ethernet UDP Broadcast Update Function Port 3325    10/04/2009 * 
* 3.4  |  Sync Updte Timed with Watchdog Added          14/04/2009 * 
* 3.5  |  QUIETBOOT Edit                     15/04/2009 * 
* 3.6  |  Correct Packet Free with NET FREEQ LOCK         16/04/2009 * 
* 3.7  |  Ability to switch from WDG Updte to NETMAIN Updte    17/04/2009 * 
* 3.8  |  Removed WDG stop in Upcalls - reserved for Updte ONLY  20/04/2009 * 
*    |  QUIETBOOT - No traces of Progress bar on start up          * 
*    |  QUICKBOOT - Removed                         * 
*    |  SCLEFT/RIGHT Defined from ProcessorPosition w/MAC          * 






/* Function to get IP address */ 
extern struct net netstatic[STATIC_NETS];  /* in ../ip/ipstart.c */ 
 
/* Externally Defined variables for FXProcess */ 
extern struct ScreenFrame SCFrame; 
extern struct colourst Colour; 
extern struct colourst BkGrnd; 
 
/* Externally Defined Variables for Display Control */ 
extern unsigned int NeedsUpdate; 
extern unsigned int DisplayMode; 
extern unsigned int SegStatus; 
extern u8 ds[3000]; 
extern u8 dsC[3000]; 
extern unsigned int I_Shift; 
extern unsigned int Contrast; 
extern u8 timingx2; 
 
/* External Functions */ 
extern void tcp_check(PACKET); 
 
/* Variables for more than 1 function in this file */ 
unsigned int hdr_len;  /* Length of IP + UDP Header */ 







struct LDT_LLI { 
  u32 Source_Address; 
  u32 Destination_Address; 
  u32 Next_LLI; 
  u32 CCRx; 
}; 
struct LDT_LLI Link_List1; 
#endif 
UDPCONN ldt_data = NULL; 
UDPCONN ldt_updt = NULL; 
UDPCONN ldt_diag = NULL; 
 
unsigned int ProTrastAry [] = { 0x300, 0x280, 0x240, 0x220, 0x210, 0x208, 0x204, 
0x202, 0x201, 0x180,  
  0x140, 0x120, 0x110, 0x108, 0x104, 0x102, 0x101, 0x0C0, 0x0A0, 0x090,  
  0x088, 0x084, 0x082, 0x081, 0x060, 0x050, 0x048, 0x044, 0x042, 0x041,  
  0x030, 0x028, 0x024, 0x022, 0x021, 0x018, 0x014, 0x012, 0x011, 0x00C,  





* wait()                                    * 
*  Spins processor for some time                        * 
* PARAMS: int     cycles to spin                     * 
* RETURNS: none                                * 
********************************************************************************/ 
void wait(int d) {             
  int delay; 
  delay = d; 




* Tube_Init()                                  * 
*  Initialises configuration data and colour data in tubes to set intensity  * 
* PARAMS: unsigned int: Intensity - Max 5000                  * 
* RETURNS: none                                * 
*  Should be implemented later to be passed ptr to memory space for neatness  * 
********************************************************************************/ 
int Tube_Init(void) { 
  int x,y,pixel; 
  /* Setup Calibration update */ 
  timingx2=_Default_Timing; 
  for (pixel=0; pixel<=999; pixel++)  { 
    dsC[pixel*3 ] = _Default_B; 
    dsC[pixel*3+1] = _Default_G; 
    dsC[pixel*3+2] = _Default_R; 
  } 
  SCFrame.Register = _Calibrate; 
  Updateboard(); 
  SCFrame.Register = _Colour;    
 
  /* Black Colour Data */ 
  Colour.B = 0x000; 
  Colour.G = 0x000; 
  Colour.R = 0x000; 
  for (y=1; y<=21; y+=2)  { 
    for (x=1; x<=201; x+=2) { 
      FullPixelRender (x, y, SCFrame.C);   // Pass Pointer to colour structure 
    } 
  } 
  Updateboard(); 
  return 0; 
} 
/******************************************************************************** 
* Buff_Check()                               * 
*  Checks if a second segment controller is running correctly at other end   * 
* PARAMS: none           `                    * 
* RETURNS: none                                * 
********************************************************************************/ 
void Buff_Check(void) { 
  unsigned int FBufStatus=0; 
  int s; 
  FBufStatus = ((GPIO8->DR[0x3FC])<<2) & ((GPIO7->DR[0x300])>>6) ; 
  for (s = 0; s <=7; s++) { 
    if ((FBufStatus & (0x80>>s)) == 0) { 
      SegStatus = _Single; 
    } 




* hex2char()                                  * 
*  converts a hexnum to a char for display                   * 
* PARAMS: hexnum - to be converted to a char                  *         
* RETURNS: char - char conversion of hex character             * 
********************************************************************************/ 
char hex2char(unsigned int hexnum)  { 
  switch (0x0F & hexnum) { 
  case 0x00: 
    return '0'; 
  case 0x01: 
    return '1'; 
  case 0x02: 
    return '2'; 
  case 0x03: 
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    return '3'; 
  case 0x04: 
    return '4'; 
  case 0x05: 
    return '5'; 
  case 0x06: 
    return '6'; 
  case 0x07: 
    return '7'; 
  case 0x08: 
    return '8'; 
  case 0x09: 
    return '9'; 
  case 0x0A: 
    return 'A'; 
  case 0x0B: 
    return 'B'; 
  case 0x0C: 
    return 'C'; 
  case 0x0D: 
    return 'D'; 
  case 0x0E: 
    return 'E'; 
  case 0x0F: 
    return 'F'; 
    default : 
    return 0xFF; 




* LDT_strcmp()                                 * 
*  compares two strings of a set length to check equality           * 
* PARAMS: char * cmp - String to be compared                  * 
*      char * org - String to be compared to                * 
*      int length - Length to compare strings               *         
* RETURNS: int - 1 for complete Match, else 0                 * 
********************************************************************************/ 
int LDT_strcmp(char * cmp, const char * org, int length) { 
  int i; 
  for (i=0; i<length; i++) { 
    if ((*(cmp+i)) != (*(org+i))) 
    return 0; 
  } 
  return 1; 
} 
 
int LDT_strcpy(char * out, char * in, int length) { 
  int i; 
  for (i=0; i<length; i++) { 
    out[i] = in[i]; 
  } 




* LDtech_init()                               * 
*  Opens UDP Connections in UDP table                     * 
* PARAMS: None                               *         
* RETURNS: int - 0 for success, 1-3 for connection creation error       * 
*  3323 - Data Port                            * 
*    3324 - Diagnostic Report                        * 




  SCU_AHBPeriphReset(__DMA, ENABLE); /* Holds DMA in Reset */ 
  SCU_AHBPeriphReset(__DMA, DISABLE); /* Releases DMA from Reset */ 
  DMA->CNFR = 0x1;    /* Enable the DMA */ 
 
  DMA_Channel1->CCNF &= ~0x00040000; /* B18 Halt - cleanly disable a DMA, 1 = HALT  
*/ 
  /* B17 Active RO - Check for data in FIFO    */ 
  DMA_Channel1->CCNF &= ~0x00010000; /* B16 Lock - Locked transfers enable = 1    */ 
  DMA_Channel1->CCNF &= ~0x00008000; /* B15 ITC - Terminal Count Interrupt enable = 
1*/ 
  DMA_Channel1->CCNF &= ~0x00004000; /* B14 IE - Error Interrupt enable = 1     */ 
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  DMA_Channel1->CCNF &= ~0x00003800; /* B13-B11 - Flow Control 000 = m-m DMA Control 
*/ 
  DMA_Channel1->CCNF &= ~0x00000400; /* B10 RESERVED ALWAYS 0            */ 
  DMA_Channel1->CCNF &= ~0x000003C0; /* B9-B6 - Dest. Periph ignored - mem transfer 
*/ 
  DMA_Channel1->CCNF &= ~0x00000020; /* B5  RESERVED ALWAYS 0            */ 
  DMA_Channel1->CCNF &= ~0x0000001E; /* B4-B1 - SrcPeriph ignored - mem transfer   */ 
  DMA_Channel1->CCNF &= ~0x00000001; /* Channel ENABLE = 1, ONLY ENABLE FOR TRANSFER 
*/ 
 
  Link_List1.Source_Address = 0x00; 
  Link_List1.Destination_Address = 0x00; 
  Link_List1.Next_LLI = 0x0;       /* Last List Item  */ 
  Link_List1.CCRx = 0xEC480000;      /* 1111 1100 0100 1000 0000 0000 1001 0110 */ 
  /* 1111 1100 0000 0000 0000 0000 0000 0001 = EC000001*/ 
  /* 1    TCIE 
  110,  Cache-Buffer-Priveledge Mode 
  1    Destination Increment 
  1    Source Increment 
  00,   RESERVED ALWAYS 0 
  010   Destination Width 
  0,10  Source Width 
  00,0  Destination Burst - Single 
  000,  Source Burst - Single 
  0000  Transfer Size - 0x04B = 75d == 1 Tube 
  0100 
  1011   */ 
 
  DMA_Channel1->SRC = Link_List1.Source_Address;   /* Source Address */  
  DMA_Channel1->DES = Link_List1.Destination_Address; /* Destination Address */ 
  DMA_Channel1->LLI = Link_List1.Next_LLI; 
  DMA_Channel1->CC = Link_List1.CCRx; 
 
  ldt_data =udp_open( 0L,           /* wildcard foreign host    */ 
  0,           /* wildcard foreign port    */ 
  3323,          /* local port - 3323 (Data)  */ 
  ldt_upcall,       /* LAADtech Data Process Upcall */  
  ((void*)0xFFFFFFFD));  /* data for multiplexing    */ 
  if (ldt_data==NULL) return 1;        /* Check for correct return   */ 
 
  ldt_diag =udp_open( 0L,        
  0,              
  3324,          /* local port - 3324 (Diag)   */ 
  diag_upcall,      /* LAADtech Diagnostic Upcall  */  
  ((void*)0xFFFFFFFD)); 
  if (ldt_diag==NULL) return 2;        /* Check for correct return   */  
 
  ldt_updt =udp_open( 0L, 
  0,  
  3325,          /* local port - 3325 (Update)  */ 
  update_upcall,     /* LAADtech Update Upcall    */  
  ((void*)0xFFFFFFFD)); 
  if (ldt_updt==NULL) return 3;        /* Check for correct return   */  
 
  /* Set HDR Length */ 
  hdr_len = sizeof(struct udp) + sizeof(struct ip); 
 




* ldt_upcall()                                 * 
*  Processes a data packet, called from m_udp.c                * 
* PARAMS: pkt - PACKET for demuxing;                      * 
      *data - Dummy Data to aid demuxing                 *         
* RETURNS: int - 0 for success, 1 for process error              * 
*  3323 - Data Port                            * 
*    3324 - Diagnostic Report                        * 
*    3325 - Broadcast Update                         * 
********************************************************************************/ 
int ldt_upcall(PACKET pkt, void * data) { 
  char * udpcdata; 
  static u32 byte_no=0x00; 
  static u32 read_no=0x00; 
 
  udpcdata = ((char *)(((unsigned int *)pkt)+hdr_len)); 
  byte_no = (*(udpcdata)<<8) | *(udpcdata+1); 
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  read_no = (*(udpcdata+2)<<8) | *(udpcdata+3); 
 
  if ((((byte_no)+read_no)<=750)) { 
    DMA_Channel1->SRC = (u32)(udpcdata+4);   /* Source Address */  
    DMA_Channel1->DES = (u32)(&ds[(byte_no*4)]);  /* Destination Address */ 
    DMA_Channel1->LLI = 0x0; 
    DMA_Channel1->CC = (Link_List1.CCRx | (0x00000FFF & read_no)); 
    DMA_Channel1->CCNF |= 0x00000001; /* Channel ENABLE = 1, ONLY ENABLE FOR TRANSFER 
*/ 
    while (DMA_GetChannelActiveStatus(DMA_Channel1)); 
  } 
  udp_free(pkt); 




* update_upcall()                                * 
*  Displays all data currently in ds, called from m_udp.c           * 
* PARAMS: pkt - PACKET for demuxing;                      * 
      *data - Dummy Data to aid demuxing                 *         
* RETURNS: int - 0 for success, 1 for process error              * 
*  3323 - Data Port                            * 
*    3324 - Diagnostic Report                        * 
*    3325 - Broadcast Update                         * 
********************************************************************************/ 
int update_upcall(PACKET pkt, void * data) { 
  udp_free(pkt); 
  Updateboard(); 




* diag_upcall()                               * 
*  Displays/Edits data according to pkt contents, called from m_udp.c     * 
* PARAMS: pkt - PACKET for demuxing;                      * 
*      *data - Dummy Data to aid demuxing                 *         
* RETURNS: int - 0 for success, 1 for process error              * 
*  Show - IPA = Show IP Address on display                 * 
*      - CPK = Show Packet Count per Tube                 * 
*      - MAC = Show MAC Address on display                * 
*  Edit - BLK = BlackOut Display and return to display mode (2) and wait  * 
********************************************************************************/ 
int diag_upcall(PACKET pkt, void * data) { 
  char * udpcdata; 
  static u32 instruction=0x0000; 
  u16 S_Pixel, E_Pixel; 
  int xpos,ypos,pixelregion,pixel; 
  char text[10]; 
  hdr_len = sizeof(struct udp) + sizeof(struct ip); 
  udpcdata = ((char *)(((unsigned int *)pkt)+hdr_len)); 
  instruction = (*(udpcdata)<<24) | (*(udpcdata+1)<<16) | (*(udpcdata+2)<<8) | 
*(udpcdata+3); 
  switch (instruction) { 
  case 0x0000:    /* Wash out Screen BB GG RR */ 
    Colour.B = *(udpcdata+4); 
    Colour.G = *(udpcdata+5); 
    Colour.R = *(udpcdata+6); 
    udp_free(pkt); 
    for (pixel=0; pixel<=999; pixel++)  { 
      ds[pixel*3 ] = Colour.B; 
      ds[pixel*3+1] = Colour.G; 
      ds[pixel*3+2] = Colour.R; 
    } 
    SCFrame.Register = _Colour; 
    Updateboard(); 
    break; 
  case 0x0001 :    /* Remove Update UDP entry from Table */ 
    udp_free(pkt); 
    udp_close(ldt_updt); 
    ldt_updt=NULL; 
    break; 
  case 0x0002 :    /* Remove Data UDP entry from Table */ 
    udp_free(pkt); 
    udp_close(ldt_data); 
    ldt_data=NULL; 
    break; 
  case 0x0003 :    /* Reinstate Update UDP entry in Table */ 
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    udp_free(pkt); 
    if (ldt_updt==NULL) { 
      ldt_updt =udp_open( 0L, 
      0,  
      3325,          /* local port - 3325 (Update)  */ 
      update_upcall,     /* LAADtech Update Upcall    */  
      ((void*)0xFFFFFFFD));   
    } 
    break; 
  case 0x0004 :    /* Reinstate Data UDP entry in Table */ 
    udp_free(pkt); 
    if (ldt_data==NULL) { 
      ldt_data =udp_open( 0L,           /* wildcard foreign host    */ 
      0,           /* wildcard foreign port    */ 
      3323,          /* local port - 3323 (Data)  */ 
      ldt_upcall,       /* LAADtech Data Process Upcall */  
      ((void*)0xFFFFFFFD));  /* data for multiplexing    */  
    } 
    break; 
  case 0x0005 :    /* Reply with UDP Stats */ 
    //UNLOCK_NET_RESOURCE(NET_RESID); 
    udp_send(3323, 7, pkt);   /* echo it */ 
    //LOCK_NET_RESOURCE(NET_RESID); 
    //udp_free(pkt); 
    break; 
  case 0x0006 :    /* Enter Diagnostic Mode */ 
    udp_free(pkt); 
    STATUS_CTRL = _LOW; 
    udp_close(ldt_updt); 
    ldt_updt=NULL; 
    udp_close(ldt_data); 
    ldt_data=NULL; 
    text[0] = 'A'; 
    text[1] = 'B'; 
    text[2] = 'C'; 
    SCFrame.Text=text; 
    SCFrame.Length = 3; 
    Colour.R = 0x0FF; 
    Colour.B = 0x0FF; 
    Colour.G = 0x0FF; 
    BkGrnd.R = 0x000; 
    BkGrnd.B = 0x000; 
    BkGrnd.G = 0x000; 
    SCFrame.TextMask=0xFFF; 
    //textwriter(1,1,&Colour,&BkGrnd); 
    // SplitFullPixelRender (1,3,&Colour,SPBOTRIGHT); 
    SubPixelRender (2,3,&Colour,SPBOTRIGHT); 
    SplitFullPixelRender (5,6,&Colour,SPFULL); 
    Updateboard(); 
    break; 
  case 0x0007 :    /* Exit Diagnostic Mode */ 
    udp_free(pkt); 
    STATUS_CTRL = _HIGH; 
    if (ldt_updt==NULL) { 
      ldt_updt =udp_open( 0L, 
      0,  
      3325,          /* local port - 3325 (Update)  */ 
      update_upcall,     /* LAADtech Update Upcall    */  
      ((void*)0xFFFFFFFD));   
    } 
    if (ldt_data==NULL) { 
      ldt_data =udp_open( 0L,           /* wildcard foreign host    */ 
      0,           /* wildcard foreign port    */ 
      3323,          /* local port - 3323 (Data)  */ 
      ldt_upcall,       /* LAADtech Data Process Upcall */  
      ((void*)0xFFFFFFFD));  /* data for multiplexing    */  
    } 
    break; 
  case 0x0100:   /* Reset all calibration data */ 
    udp_free(pkt); 
    S_Pixel = 0; 
    E_Pixel = 999; 
    for (pixel=S_Pixel; pixel<=E_Pixel; pixel++)   { 
      dsC[pixel*3 ] = _Default_B | _Default_Timing; 
      dsC[pixel*3+1] = _Default_G; 
      dsC[pixel*3+2] = _Default_R; 
    } 
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    SCFrame.Register = _Calibrate; 
    Updateboard(); 
    SCFrame.Register = _Colour; 
    break; 
  case 0x0101:  /* Reset Red calibration data */ 
    udp_free(pkt); 
    S_Pixel = 0; 
    E_Pixel = 999; 
    for (pixel=S_Pixel; pixel<=E_Pixel; pixel++)   { 
      dsC[pixel*3+2] = _Default_R; 
    } 
    SCFrame.Register = _Calibrate; 
    Updateboard(); 
    SCFrame.Register = _Colour; 
    break; 
  case 0x0102:  /* Reset Blue calibration data */ 
    udp_free(pkt); 
    S_Pixel = 0; 
    E_Pixel = 999; 
    for (pixel=S_Pixel; pixel<=E_Pixel; pixel++)   { 
      dsC[pixel*3 ] = _Default_B; 
    } 
    SCFrame.Register = _Calibrate; 
    Updateboard(); 
    SCFrame.Register = _Colour; 
    break; 
  case 0x0103:  /* Reset Green calibration data */ 
    udp_free(pkt); 
    S_Pixel = 0; 
    E_Pixel = 999; 
    for (pixel=S_Pixel; pixel<=E_Pixel; pixel++)   { 
      dsC[pixel*3+1] = _Default_G; 
    } 
    SCFrame.Register = _Calibrate; 
    Updateboard(); 
    SCFrame.Register = _Colour; 
    break; 
  case 0x0104:  /* Increase Brightness Y++ */ 
    udp_free(pkt); 
    S_Pixel = 0; 
    E_Pixel = 999; 
    for (pixel=S_Pixel; pixel<=E_Pixel; pixel++)   { 
      if (dsC[pixel*3 ] < 0x7F) dsC[pixel*3 ]++; 
      if (dsC[pixel*3+1] < 0x7F) dsC[pixel*3+1]++; 
      if (dsC[pixel*3+2] < 0x7F) dsC[pixel*3+2]++; 
    } 
    SCFrame.Register = _Calibrate; 
    Updateboard(); 
    SCFrame.Register = _Colour; 
    break; 
  case 0x0105:  /* Decrease Brightness Y-- */ 
    udp_free(pkt); 
    S_Pixel = 0; 
    E_Pixel = 999; 
    for (pixel=S_Pixel; pixel<=E_Pixel; pixel++)   { 
      if (dsC[pixel*3 ] > 0x00) dsC[pixel*3 ]--; 
      if (dsC[pixel*3+1] > 0x00) dsC[pixel*3+1]--; 
      if (dsC[pixel*3+2] > 0x00) dsC[pixel*3+2]--; 
    } 
    SCFrame.Register = _Calibrate; 
    Updateboard(); 
    SCFrame.Register = _Colour; 
    break; 
  case 0x0106:  /* Increase Brightness Red++ */ 
    udp_free(pkt); 
    S_Pixel = 0; 
    E_Pixel = 999; 
    for (pixel=S_Pixel; pixel<=E_Pixel; pixel++)   { 
      if (dsC[pixel*3+2] < 0x7F) dsC[pixel*3+2]++; 
    } 
    SCFrame.Register = _Calibrate; 
    Updateboard(); 
    SCFrame.Register = _Colour; 
    break; 
  case 0x0107:  /* Decrease Brightness Red++ */ 
    udp_free(pkt); 
    S_Pixel = 0; 
462 
    E_Pixel = 999; 
    for (pixel=S_Pixel; pixel<=E_Pixel; pixel++)   { 
      if (dsC[pixel*3+2] > 0x00) dsC[pixel*3+2]--; 
    } 
    SCFrame.Register = _Calibrate; 
    Updateboard(); 
    SCFrame.Register = _Colour; 
    break; 
  case 0x0108:  /* Increase Brightness Blue++ */ 
    udp_free(pkt); 
    S_Pixel = 0; 
    E_Pixel = 999; 
    for (pixel=S_Pixel; pixel<=E_Pixel; pixel++)   { 
      if (dsC[pixel*3+1] < 0x7F) dsC[pixel*3+1]++; 
    } 
    SCFrame.Register = _Calibrate; 
    Updateboard(); 
    SCFrame.Register = _Colour; 
    break; 
  case 0x0109:  /* Increase Brightness Blue++ */ 
    udp_free(pkt); 
    S_Pixel = 0; 
    E_Pixel = 999; 
    for (pixel=S_Pixel; pixel<=E_Pixel; pixel++)   { 
      if (dsC[pixel*3+1] > 0x00) dsC[pixel*3+1]--; 
    } 
    SCFrame.Register = _Calibrate; 
    Updateboard(); 
    SCFrame.Register = _Colour; 
    break; 
  case 0x010A:  /* Increase Brightness Green++ */ 
    udp_free(pkt); 
    S_Pixel = 0; 
    E_Pixel = 999; 
    for (pixel=S_Pixel; pixel<=E_Pixel; pixel++)   { 
      if (dsC[pixel*3] < 0x7F) dsC[pixel*3]++; 
    } 
    SCFrame.Register = _Calibrate; 
    Updateboard(); 
    SCFrame.Register = _Colour; 
    break; 
  case 0x010B:  /* Decrease Brightness Green++ */ 
    udp_free(pkt); 
    S_Pixel = 0; 
    E_Pixel = 999; 
    for (pixel=S_Pixel; pixel<=E_Pixel; pixel++)   { 
      if (dsC[pixel*3] > 0x00) dsC[pixel*3]--; 
    } 
    SCFrame.Register = _Calibrate; 
    Updateboard(); 
    SCFrame.Register = _Colour; 
    break; 
  case 0x010C:  /* Set Brightness Y */ 
    if (*(udpcdata+4) <= 0x7F) Colour.B = *(udpcdata+4); 
    else Colour.B = 0x7F; 
    if (*(udpcdata+5) <= 0x7F) Colour.G = *(udpcdata+5); 
    else Colour.G = 0x7F; 
    if (*(udpcdata+6) <=0x7F) Colour.R = *(udpcdata+6); 
    else Colour.R = 0x7F; 
    udp_free(pkt); 
    S_Pixel = 0; 
    E_Pixel = 999; 
    for (pixel=S_Pixel; pixel<=E_Pixel; pixel++)   { 
      dsC[pixel*3 ] = Colour.B; 
      dsC[pixel*3+1] = Colour.G; 
      dsC[pixel*3+2] = Colour.R; 
    } 
    SCFrame.Register = _Calibrate; 
    Updateboard(); 
    SCFrame.Register = _Colour; 
    break; 
  case 0x010D:  /* Set Brightness R */ 
    if (*(udpcdata+6) <=0x7F) Colour.R = *(udpcdata+6); 
    else Colour.R = 0x7F; 
    udp_free(pkt); 
    S_Pixel = 0; 
    E_Pixel = 999; 
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    for (pixel=S_Pixel; pixel<=E_Pixel; pixel++)   { 
      dsC[pixel*3+2] = Colour.R; 
    } 
    SCFrame.Register = _Calibrate; 
    Updateboard(); 
    SCFrame.Register = _Colour; 
    break; 
  case 0x010E:  /* Set Brightness B */ 
    if (*(udpcdata+4) <= 0x7F) Colour.B = *(udpcdata+4); 
    else Colour.B = 0x7F; 
    udp_free(pkt); 
    S_Pixel = 0; 
    E_Pixel = 999; 
    for (pixel=S_Pixel; pixel<=E_Pixel; pixel++)   { 
      dsC[pixel*3] = Colour.B; 
    } 
    SCFrame.Register = _Calibrate; 
    Updateboard(); 
    SCFrame.Register = _Colour; 
    break; 
  case 0x010F:  /* Set Brightness G */ 
    if (*(udpcdata+5) <= 0x7F) Colour.G = *(udpcdata+5); 
    else Colour.G = 0x7F; 
    udp_free(pkt); 
    S_Pixel = 0; 
    E_Pixel = 999; 
    for (pixel=S_Pixel; pixel<=E_Pixel; pixel++)   { 
      dsC[pixel*3+1] = Colour.G; 
    } 
    SCFrame.Register = _Calibrate; 
    Updateboard(); 
    SCFrame.Register = _Colour; 
    break; 
  case 0x0110:  /* Reset to Default */ 
    udp_free(pkt); 
    S_Pixel = 0; 
    E_Pixel = 999; 
    for (pixel=S_Pixel; pixel<=E_Pixel; pixel++)   { 
      dsC[pixel*3 ] = _Default_B; 
      dsC[pixel*3+1] = _Default_G; 
      dsC[pixel*3+2] = _Default_R; 
    } 
    SCFrame.Register = _Calibrate; 
    Updateboard(); 
    SCFrame.Register = _Colour; 
    break; 
  case 0x0111:  /* Reset to Default R */ 
    udp_free(pkt); 
    S_Pixel = 0; 
    E_Pixel = 999; 
    for (pixel=S_Pixel; pixel<=E_Pixel; pixel++)   { 
      dsC[pixel*3+2] = _Default_R; 
    } 
    SCFrame.Register = _Calibrate; 
    Updateboard(); 
    SCFrame.Register = _Colour; 
    break; 
  case 0x0112:  /* Reset to Default B */ 
    udp_free(pkt); 
    S_Pixel = 0; 
    E_Pixel = 999; 
    for (pixel=S_Pixel; pixel<=E_Pixel; pixel++)   { 
      dsC[pixel*3+1] = _Default_B; 
    } 
    SCFrame.Register = _Calibrate; 
    Updateboard(); 
    SCFrame.Register = _Colour; 
    break; 
  case 0x0113:  /* Reset to Default G */ 
    udp_free(pkt); 
    S_Pixel = 0; 
    E_Pixel = 999; 
    for (pixel=S_Pixel; pixel<=E_Pixel; pixel++)   { 
      dsC[pixel*3] = _Default_G; 
    } 
    SCFrame.Register = _Calibrate; 
    Updateboard(); 
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    SCFrame.Register = _Colour; 
    break; 
  case 0x0120:  /* Set Timing to 800kHz */ 
    udp_free(pkt); 
    timingx2=_800kHz; 
    SCFrame.Register = _Calibrate; 
    Updateboard(); 
    SCFrame.Register = _Colour; 
    break; 
  case 0x0121:  /* Set Timing to 400kHz */ 
    udp_free(pkt); 
    timingx2=_400kHz; 
    SCFrame.Register = _Calibrate; 
    Updateboard(); 
    SCFrame.Register = _Colour; 
    break; 
  case 0x0122:  /* Set Timing to 200kHz */ 
    udp_free(pkt); 
    timingx2=_200kHz; 
    SCFrame.Register = _Calibrate; 
    Updateboard(); 
    SCFrame.Register = _Colour; 
    break; 
  case 0x0123:  /* Set Timing to Self */ 
    udp_free(pkt); 
    timingx2=_Self; 
    SCFrame.Register = _Calibrate; 
    Updateboard(); 
    SCFrame.Register = _Colour; 
    break; 
  case 0x0200:  /* Intensity Shift to Low */ 
    udp_free(pkt); 
    I_Shift = 0; 
    Contrast = ProTrastAry[I_Shift]; 
    break; 
  case 0x0201:  /* Intensity Shift to Med */ 
    udp_free(pkt); 
    I_Shift = 22; 
    Contrast = ProTrastAry[I_Shift]; 
    break; 
  case 0x0202:  /* Intensity Shift to High */ 
    udp_free(pkt); 
    I_Shift = 44; 
    Contrast = ProTrastAry[I_Shift]; 
    break; 
  case 0x0203:  /* Contrast Increase */ 
    udp_free(pkt); 
    if (I_Shift < 44)  I_Shift ++; 
    else  I_Shift = 44; 
    Contrast = ProTrastAry[I_Shift]; 
    break; 
  case 0x0204:  /* Contrast Decrease */ 
    udp_free(pkt); 
    if (I_Shift > 0) I_Shift --; 
    else  I_Shift = 0; 
    Contrast = ProTrastAry[I_Shift]; 
    break; 
  case 0x0205:  /* Contrast Set X */ 
    if (*(udpcdata+4) <= 44) I_Shift = *(udpcdata+4); 
    else I_Shift = 22;  
    udp_free(pkt); 
    Contrast = ProTrastAry[I_Shift]; 
    break; 
  case 0x0206:  /* Reset Contrast to Default */ 
    udp_free(pkt); 
    I_Shift = 0;  
    Contrast = ProTrastAry[I_Shift]; 
    break; 
  case 0x0300:  /* Write single pixel */ 
    Colour.B = *(udpcdata+4); 
    Colour.G = *(udpcdata+5); 
    Colour.R = *(udpcdata+6); 
    xpos= *(udpcdata+7); 
    ypos= *(udpcdata+8); 
    pixelregion = *(udpcdata+9); 
    udp_free(pkt); 
    SplitFullPixelRender(xpos,ypos,&Colour,pixelregion); 
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    Updateboard(); 
    break; 
  case 0x0301:  /* Write Tube */ 
    Colour.B = *(udpcdata+4); 
    Colour.G = *(udpcdata+5); 
    Colour.R = *(udpcdata+6); 
    //xpos= *(udpcdata+7); 
    ypos= *(udpcdata+8); 
    pixelregion = *(udpcdata+9); 
    udp_free(pkt); 
    for (xpos=1; xpos<=201; xpos+=2)  
    SplitFullPixelRender(xpos,ypos,&Colour,pixelregion); 
    Updateboard(); 
    break; 
  case 0x0302:  /* Write Vertical Strip */ 
    Colour.B = *(udpcdata+4); 
    Colour.G = *(udpcdata+5); 
    Colour.R = *(udpcdata+6); 
    xpos= *(udpcdata+7); 
    //ypos= *(udpcdata+8); 
    pixelregion = *(udpcdata+9); 
    udp_free(pkt); 
    for (ypos=1; ypos<=21; ypos+=2)  
    SplitFullPixelRender(xpos,ypos,&Colour,pixelregion); 
    Updateboard(); 
    break; 
    default : 
    udp_free(pkt); 
    break; 
  } 





Appendix W: Dynamic Pitch Board 
Configuration 
The following diagram provides an example of how the intended line driver boards 




A small connector board is also required to transfer data and power from the ribbon 
cable to the first LED board. The connector board simply consists of an IDC smartly 
routed to the LED board connector. 
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Appendix X: SC Control Code table 
The following tables specify a series of hex codes sent at the start of a UDP packet 
which perform specific functions in the segment controller. Some require further 
information, specified at the end of the function description in capital letters. For 
example, 0x00 requires BB GG RR to wash out the segment with a particular colour, 
specified by 8 hex characters per colour, BB GG RR. 
Table 11.14 Ethernet Functions for SC UDP packets 
Hex No. Ethernet Functions 
0 Wash Out Segment BB GG RR 
1 Remove UDP entry for update 
2 Remove UDP entry for data 
3 Reinstate UDP entry for update 
4 Reinstate UDP entry for data 
5 Return Stats via UDP 
6 Enter Diagnostic Mode 
7 Exit Diagnostic Mode 
 
Table 11.15 Colour balance functions for SC UDP packets 
Hex No. Colour Functions 
100 Reset to Default 
101 Reset Red to Default 
102 Reset Blue to Default 









10C set Y 0XXX 
10D set R 0XXX 
10E set B 0XXX 
10F set G 0XXX 
110 Reset Tube to Default TT 
111 Reset Tube Red to Default TT 
112 Reset Tube Blue to Default TT 
113 Reset Tube Green to Default TT 
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114 Tube Y++ TT 
115 Tube Y-- TT 
116 Tube Red++ TT 
117 Tube Red-- TT 
118 Tube Blue++ TT 
119 Tube Blue-- TT 
11A Tube Green++ TT 
11B Tube Green-- TT 
11C Tube set Y TT 0XXX 
11D Tube set R TT 0XXX 
11E Tube set B TT 0XXX 
11F Tube set G TT 0XXX 
120 Reset Pixel to Default PPPP 
121 Reset Pixel Red to Default PPPP 
122 Reset Pixel Blue to Default PPPP 
123 Reset Pixel Green to Default PPPP 
124 Pixel Y++ PPPP 
125 Pixel Y-- PPPP 
126 Pixel Red++ PPPP 
127 Pixel Red-- PPPP 
128 Pixel Blue++ PPPP 
129 Pixel Blue-- PPPP 
12A Pixel Green++ PPPP 
12B Pixel Green-- PPPP 
12C Pixel set Y PPPP 0XXX 
12D Pixel set R PPPP 0XXX 
12E Pixel set B PPPP 0XXX 




Table 11.16 Intensity codes for SC UDP packets 
Hex No. Intensity Functions 
200 Intensity Shift Low 
201 Intensity Shift Med 
202 Intensity Shift High 
203 Contrast Shift ++ 
204 Contrast Shift -- 
205 Contrast Set X 
206 Contrast Reset to Default 
 
Table 11.17 Text function codes for SC UDP packets 
Hex No. Text Functions 
300 Write Text in default position and display 
301 Write Text 
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Appendix Y: Meeting Minutes and 
Interviews 
7 Minutes from Phone Conversation with DriverTron 
Friday, 10 July 2009 
7:07 AM 
  
Subject Phone Conversation to Drivertron (Mark Patten) 
Date and Location Thursday, 9 July 2009 11:34 AM - 12:15 PM, LAADtech, Lv1 80 Jephson St. Toowong 
Attendees Dominic Xavier (as Nick), Mark Patten (as Himself), Peter Inglis (Acting Support Crew) 
Message Phone call made from furniture outlet regarding price of advertising on the Drivertron 
Screens. 





PO Box 650 Springwood 
QLD 4127 
Mob: 0418 730 909 
Office: 1800 Driver 
Fax: 0731 124 313 
www.drivertron.com 
e: mark@drivertron.com 
LED Advertising Billboards 
  
Drivertron is made up of 4 Small Business owners who are equal share directors in the 
company, created to help small businesses get good advertising in an outdoor active 
market. He explicitly said the company was not for large business, citing that it might be 
a long time before the money paid for advertising is available to Drivertron when 
coming from large companies. The company is specifically in business, for small 
business. 
  
Unfortunately due to the economic downturn, the customer base they were targeting is 
less willing to spend $250 /week on advertising, and hence this cost is being reduced as 
explained below. The final cost, available next week, is almost half this figure for the 
same amount of advertising space. 
  
Drivertron currently has 5 displays in total: 
1. Trailer Display 
Size 3.2x2.2m (7.04m2) 
Pitch 12mm (160x110px) 
Weight Unsure 
472 
Power 2x 240V @ 10A outlets 4800WRMS MAX (685WRMS/m
2) 
Input Computer based, no user control, DVD player and slide show from USB 
storage, no other inputs, computer is not removable. 
Control Can be controlled via web interface - suspected to be windows desktop 
control insinuated from phone call. Mobile broadband card installed on 
PC for control. 
Extras Sound system included, PA and music availability for events. 
Cost $250 per day to hire and place at own site. 
  
2. Fixed Display x 4 
Size 3.2x2.2m (7.04m2) 
Pitch 12mm (160x110px) 
Weight ~7000kg (994.3kg/m2) 
Power 2x 240V @ 10A outlets 4800WRMS MAX (685WRMS/m
2) 
Input Computer based, no user control, DVD player and slide show from USB 
storage, no other inputs, computer is not removable. 
Control Can be controlled via web interface - suspected to be windows desktop 
control insinuated from phone call. Mobile broadband card installed on 
PC for control. 
Extras Can withstand hurricane Tracey (apparently). Designed to withstand a 1 
in 250yr event to meet council specifications for permanent displays. 
Cost Currently: $250/week for 1000, 10second advertisements between the 
hours 5AM and 12AM (Midnight). Screen must be turned off for 5 hours 
as a council requirement. 
  Next Weeks Cost: $250/month for 500-600, 10second advertisements 
per week between the hours of 5AM and 12AM (Midnight) 
Locations 440 Moggill Road, Indooroopilly, Holden Dealership. Currently looks like 
the trailer model, however did imply this was the fixed model. 
  Garden City, Cnr Logan & Kessels Road, Upper Mount Gravatt. Currently 
not constructed, however approval passed. 
  Old Cleveland Road, Capalaba. Currently not constructed, however 
approval passed. 
Relocation There is one screen that will not be permanently located, rather travel 
around, that is not the trailer screen. This 7t model can be rented on a 
daily rate the same as the trailer, however requires an additional $500 
setup and $500 pack up fee for delivery and removal from site and is 
recommended for large events that run for 1week +. 
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Drivertron has sought approval from council for the three sites listed above for theb 
next 6 months. After which the license will either be renewed or modified to a new set 
of locations, depending on circumstances. 
  
Addendum: Drivertron claims their displays are of finer pitch (12mm vs 16mm), larger 
(by almost 1m2), and cheaper than their competitors to rent and advertise on. To be 
confirmed. 
  
Mark explicitly said the company had worked very closely with the department of 
transport and council and listed the below rough set of guidelines for placement of the 
trailer/fixed displays: 
Speed of Road Distance from road* Advertisement refresh rate+ 
100km/h+ <100m* 10 minutes+ 
100km/h+ >100m* No Restriction (for this size display or smaller) 
80km/h <80m* 20 seconds+ 
80km/h >80m* 10 seconds+ 
60km/h No Restriction 10 seconds+ 
* Distance from road measured perpendicular to road edge. Screen assumed facing 
motorists, i.e. line of sight almost parallel to direction of road. 
+ Refresh rate assumed to be a single transition, no effects, and no movement during advertisement period. 
  
Drivertron requests that you provide your own content, i.e. still images for 
advertisement space, however is in the process of setting up a small graphic design unit 
which will charge approximately $10 per image created. 
  
Addendum: Drivertron is NOT responsible for the final placement of the display, 
although they can advise where to place and where not to place it, the trailer display is 
ultimately up to the customer and the council will fine the customer, not Drivertron, if 
the placement is in violation of the regulations. 
  
Phone call ended at approximately 12:15pm 
  
No call back details were provided to return Nick's call. 
8 Electronics Design Review Meeting 
Wednesday, 24 June 2009 
5:39 PM 
  
Subject Review and looking forward with Electronic Design and Manufacturing 
Date and 
Location 
Thursday, 25 June 2009 3:30 PM - 5:30 PM, LAADtech, Lv1 80 Jephson St, Toowong, 
Meeting Room 1 
Attendees Mark Walker, David Alderson, Dominic Xavier, Peter Inglis (Briefly) 
Message Assessment of manufacturing techniques and process of previous design, and where this 
can be improved. 
Rework ability of current tube designs. 
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Notes 
QES (Quality Electronic Services) 
Mark Walker - Managing Director 
Unit 1A, 253 Leitchs Rd. 
Brendale, QLD 4500 
PH: 07 3205 6464 
Mob: 0438 05 6464 





QES provided a quote dated: 1/06/2009 to LAADtech, there was some confusion over 
exactly how this was quoted due to a discrepancy in the number of tubes per segment 




Screen clipping taken: 1/07/2009, 9:47 AM 
  
Note the MOQ column above lists the number of tubes/number of segment 
controllers for assembly, corresponding to the Assembly column to the left for the 
20mm and 10mm models. This should read 40mm and 20mm respectively in the 
Assembly column and should read 1100/220 in the MOQ column for the 40mm 
assembly. Mark to correct these numbers. 
  
It is anticipated that the assembly of 'blanks', i.e. A small part of the back of the tube 
in place of the tube across the SC, would not alter the cost of the assembly 
significantly. As a rough estimate, Mark provided approximately $1 per segment to 
install the 'blanks'. This was an option discussed in the meeting with Glenn 
Wednesday, 24 June 2009 3:00 PM - 5:30 PM. 
  
The following is a specific review of the product from a manufacturing/assembly point 
of view. The below points have been indentified. 
 Testing the entire tube is cumbersome with current LED pattern 
o Potential to decrease cycle time slightly, as the eye works much faster than the 
current pattern accommodates. Approximately 1s per colour is all that is 
required. 
o There is also potential to utilise a micro controller to read back the pattern at 
the end of the tube to check continuity between the boards. 
  
 Electrolytic Capacitors on the boards 
o The placement of the Electrolytic capacitors are significantly slowing down the 
placement of the board. The vacuum on the PnP machine must be increased to 
pick them correctly due to the rounded surface on the top, and this takes time.  
o Although the vision of the capacitor is good, the height of the component causes 
issues when placing other components nearby or around.  
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o The low mass of the component means that placement is difficult and is often 
the first component to be 'bounced' off. The bounce occurs when the PnP head 
returns from the surface of the board, and the board 'springs' back into its 
deformed position from the first pass through the reflow oven. 
o The solution here would be to utilise tantalum capacitors instead of electrolytic 
capacitors. The choice was made previously to move to electrolytic capacitors 
due to decreased cost, however has cost more time and rework than the 
tantalums would have.  
o Addendum - There is also a large number of electrolytic capacitors, if the move 
was made to tantalums a significantly less number would be utilised, decreasing 
the processing time as well. 
  
 100mH Inductor 
o Vision file is difficult to perfect as the inductor has 'offset' legs, meaning the 
orientation is often incorrect. As a result, this component was placed entirely by 
hand.  
o Some modifications need to be made to the power supplies for the next model 
and this is expected to be split into two smaller supplies with easier to place 
inductors. In the mean time, this component will be placed by hand. 
  
 Double Sided Boards 
o Due to the LEDs on one side and the power supplies on the other, there are 
components placed on both sides of the LED Boards, this requires 2 passes of 
the PnP and reflow oven to complete the assembly of the board. The curret 
panel layout uses '1/2 standard' PCB boards and placed 12 x 1 LED boards down 
the width. The arrangement means there is a distinct lack of strength in the 
longer dimension. When heated, the differences in the top and bottom layers 
cause the board to bend in a certain direction.  
o This bend then has to be stencilled and placed on the other side, and reflowed 
once more. Obviously it is very difficult to achieve an even stencil of paste when 
the board is not flat, which cause components to have either too much solder, 
causing shorts, or too little solder, causing an open circuit, or alternatively, the 
component not to stick down at all. 
o The bend also causes issues when components are placed on the paste. The 
placement head moves down to the board level to place the component, placing 
stress on the board as it is deformed back to its original level, and then releases 
pressure causing the board to 'spring' back to its deformed position, often 
launching components off the board. These components are free to land 
anywhere else on the board damaging the connections of other components 
and creating issues to be rectified before reflow. The time taken to rectify these 
issues, coupled with the time of placement means that the solder paste carriers 
have dried out and do not reflow as well as fresh, unaired solder paste. 
o Some tests have been carried out to reduce this bend by halving the panel size 
to 6x1 boards. This significantly decreases the height of deformation from the 
plane and reduces the errors seen in the larger panel. For the next run, the 
panel count has been reduced to 6, with stencils to be ordered to match. 
o Addendum - Mark estimates a 12minute run time on the 6 board panel, halving 
the time that the paste is exposed during processing. 
  
 Manual Stencilling 
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o The board size is currently 40mm too long (maximum 350mm) for the automatic 
stencil machine. This means that all stencilling is done by hand. Previously this 
has been achieved with a steel blade, however result may vary. 
o Unfortunately a modification to shorter board would mean more connectors 
and more risk of detachment in the tube, this risk is not counter balanced by the 
uniformity achieved in the automatic stencil machine. Hence this is not an 
option. 
o Reducing the amount of boards per panel, however, does allow the use of a 
stencil jig. Although the process is still by hand, a stainless steel blade and a jig 
significantly aids the repeatability and overall quality of the paste application. 
This is currently being trialled. 
  
 11Pin Connector - Male 
o The connector is 'floating' in reflow away from its standard position due to 
excessively large pads. This is causing a 'twist' or horizontal misalignment of the 
connector when mating with the aluminium and ultimately the female 11pin on 
the segment controller. This is sometimes causing the 31V pin to be connected 
to the aluminium ground causing a short circuit. 
o The connector itself is too high and cannot be placed by machine, let alone its 
shape factor does not lean easily to vacuum pick up. Hence this component 
must be placed by hand. The pads on the connector have been sized as such to 
allow enough solder paste to be deposited to adequately join the large pins. This 
large aperture in copper is causing the misalignment that we see in the final 
product. The obvious solution here is to place a larger aperture in the stencil 
mask than the solder mask, such that a large amount of paste goes down, 




Screen clipping taken: 1/07/2009, 1:41 PM 
  
c. The pins touching the aluminium are also a combination of the 'press fit' of the 
aluminium backs. The aluminium is 'walking' along the other half of the housing 
as it is fitted, often pulling up close if not touching, the end pin of the connector. 
  
 Lead Free 
a. The current design uses leaded solder. The next model will be entirely lead free. 
To signify this, the PCBs will be 'black', rather than the traditional green.  
b. The process (heat profile) for lead free soldering is now well documented and 
defined and no research need be conducted 
c. All components are lead free, and lead free solder would provide full product 
certification 
d. The boards will be subject to higher temperatures, however this is not expected 
to contribute significantly to coplanar deformation of the boards. 
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e. The surface tension of the lead free solder is much higher and can sometimes 
create issues 
f. The higher temperature and higher surface tension can increase the difficulty of 
rework. 
  
 FFC Connectors  
 . No issues have been found in the final product with this connector, and it 
appears a good choice was made. 
a. There were some issues with shorted pins on the FFC connectors causing issues 
when all boards were connected together. The number of defects across the 
project was not significant however, and with a more controlled solder paste 
application this number would decrease further. 
b. A test regime which incorporates this connector would allow identification much 
quicker. Dominic to write MP code for better testing. 
c. The length of the connectors was appropriate and the specifications provided 
for length of connection and plastic backing were all appropriate.  
  
 Allegro 6281 LED drivers 
 . Very difficult to visually inspect the joints on these parts as the pins are more 
than 90% underneath the package. If space is not an issue, it is recommended 
that the larger QFP is used over the current QFN package. 
a. Unfortunately research since this meeting has revealed that Allegro now ONLY 
make the 16-QFN package for this part. 
b. Again this may require a better testing procedure to determine faults that visual 
inspection cannot pick up. 
  
 Small Parts (0603 and 0402) 
 . 0603 is preferred over 0402, although 0402 feeders are available, they are 
difficult to place and inspect reliably. Also prone to 'tomb stoning' where by the 
surface tension of the solder pulls the part up to rest on its end. 
a. Previously problems were encountered with movement of feeders, where by 
only every second part was picked and every other part dropped. The 'half pitch' 
feeder cost is approximately $800, Mark now has access to one at a second 
manufacturing location, and the need to purchase this is no longer critical. 
  
 Thermal Paste Application 
 . It is apparent that some chips are getting warm inside the tube, it is expected 
that this could be reduced with better thermal transfer directly from the top of 
the chip through to the aluminium back. There are several ways to apply this 
paste. The meeting with Neil Abrahams from JHC highlighted other products 
such as thermal mesh, and paste. The paste can be applied via syringe for fast 
manufacturing times. Mark indicated that this may be a good option, estimating 
it would take less than a second to place thermal paste on each chip, with a jig 
and air compressor. 
a. It is seen that this is a viable solution, to ascertain whether it is necessary, a 
better assessment of heat must be carried out. A thermal camera may help to 
identify the areas of greatest heat generation for key placement of thermal 
management solutions, if required. 
  
 LED reel size 
 . Current reel size is 2000 LEDs, however this is being exhausted very quickly in 
the placing machine in full operation of LED placement and causing delay as the 
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operator reloads the machine. If possible, larger reel sizes would mean changing 
less frequently and take some pressure off the operator to keep the machine 
running. 2000 LEDs per reel are currently being utilised at the rate of 2000 per 
10 mins, i.e. The machine is able to place 6000 LEDs (2000 of each colour) every 
10 mins... 
a. Granted that there are 8 feeders and only 6 need to be in the machine at once, 
(2 reels per colour) it is possible to program the machine to take more from one 
reel than another so that only 2 reels run out at a time. Granted there are 2 
spare (8-6) it may be possible to determine a pattern where by a reel runs out 
faster than the other to replace only 2 reels in 2/3 the time it would take to 
exhaust all 6 reels. If these reels can be preloaded, then this takes even less time 
away from the machine to place components, and ultimately increases 
efficiency and decreases overall machine time. 
  
 Tube testing 
 . Testing the entire tubes with the segment controllers proved reliable, although 
this is not ideal, potentially a test board could be constructed based on this? 
a. Short Circuits were identifiable in the boards and proved easy to find on power 
up, however open circuits generated potentially high voltages on the boards 
from the switch mode supplies, and this often created more problems when 
powered up than it identified. 
b. Solution here would be to power up the boards with analogue power supplies 
and prevent this voltage condition. 
  
 Board testing 
 . Board testing individually was particularly tedious. Although it may not be 
possible to afford the Agilent test system in the mean time, it may be possible to 
use a processor to probe some pins and check for issues before power up. 
a. To allow for this type of testing or the Agilent system, vias must be exposed on 
at least one side of the board. Granted no blind vias exist, the other side should 
be tented, (covered with solder resist) to ensure that short circuits to vias are 
not created. It is deemed easier to leave the vias on the LED side exposed, and 
tent the power supply side of them to prevent cross connection. 
b. A hole in the LED boards is also required for Jig alignment. 
  
 Segment Controller 
 . Vias must be tented on the 11Pin connector side, or moved well away from the 
11Pin Connector legs, as this is causing some severe shorts. The most critical is 
the 31V pin so close to the GND via. This must be corrected before the next SC 
boards are built. 
a. Oscillator pad does not specifically reflect orientation. This must be changed to 
reflect pads under oscillator to aid manufacture. 
b. Battery holders were placed by hand (not an issue here), there were also many 
without enough solder. This can be corrected by increasing the aperture of the 
solder stencil to place more solder on the pad as previously mentioned. 
c. Through hole power connectors were particularly easy. Pins fit nicely in holes 
and soldered well. 
d. PoE chips were placed by machine, despite their size and went down without 
issue. 
e. Reset Switch Pads are slightly the wrong size and need to be widened for the 
next segment controller release. Although they placed well this time, they could 
place better next time. 
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g. Switches are now no longer being used in the design and can all be removed. 
h. Bridge rectifiers and 5V linear regulator require a significant amount of 
preparation. Although this is not an issue, the process could be smoother. 
Examine high current bridge rectifiers in an SMD package. 
  
 11Pin Connector - Female 
 . Although the pad sizes are adequate here, these components were not placed 
via machine due to manufacturing 'jig' issues.  Due to warping plastic it was 
noted that the alignment of the 11pin connectors was critical to fitting the 
segment controller into the plastic housing. This could be achieved by welding 
an aluminium strip down the centre of the male connectors to use as a jig to 
locate the female connectors. On the board. This would allow the entire jig, 
board and connectors to go through the reflow oven, twice, as required to place 
both sides of the segment controller. 
a. The jig would need to be welded to prevent it from disintegrating in the reflow 
oven, be made of a minimalistic amount of material so that it does not suck heat 
from the reflow oven, and be made of a metal that could withstand the reflow 
oven multiple times. 
b. The jig needs to be constructed and tested as soon as possible, so that 
modifications and viability of this solution can be determined. 
c. Addendum - It would be advantageous to have 5 or more of these jigs so that 
processing could continue on boards while waiting for reflow and cool down of 
boards with jigs attached. It may also be appropriate to drill holes in the 
segment controller for attachment of this jig. 
  
 Assembly (red locator notch) 
 . Red locator notch in LED board was not heat staked as reliably as it could have 
been, this is a combination of process and operator. The key here would be to 
create a part which is 'clip-able', rather than relying on the heat staking to hold 
the locator in place. 
a. It is also worth nothing that the red locator notches lock into the tube rather 
well, and it would be better to use a jig with a pattern in it to locate the red 
notches in the tube first, and place the LED boards on top. This would help to 
reduce the handling of LED board post manufacture. 
  
 Assembly (heat tape - gap pad) 
 . Placement of heat tape could also occur on the aluminium, rather than the 
board itself. This again would reduce handling of the LED boards. 
a. Cutting the gap pad to 4mm wide was both painful and time consuming and 
must be cut before delivery. We had previously accepted Gap Pad uncut due to 
time constraints, however this was found to consume more resources onsite 
than waiting a day for it to be cut. The process onsite is also unreliable and the 
percentage of waste was particularly high. 
  
 Assembly (Aluminium housing) 
 . The pressure needed to mate the back and front of the aluminium is too great 
for any operator to be performing for long periods.  
a. A jig is required to hold the aluminium in placed to ensure that it is square and 
abutted without overhang at either end. A moveable tool which slid up and 
down the jig, pressing squarely on the tube front and back to mate it is required 
to reduce the amount of force required by the operator and reduce any 
possibility for error. A diagram of this is yet to come. 
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 Conformal Coating 
 . A coating applied to protect electrical circuits from corrosion and atmospheric 
contaminations. The coating is usually applied via dipping, however can be in the 
form of a pad, or gel for connectors. 
a. Mark uses a coating by 'senson marine' (www.senson.com.au) which costs 
around $90/L and around 80-90 cents to apply per circuit board. 
b. Although this may not be the best solution, it may be worth examining the gels 
or pads for the segment controller to help prevent corrosion in the SC-tube 
connection which is only steel, and the most exposed to the elements. 
c. The coating can be removed with alcohol if rework needs to be performed. 
  
The elements outlined above, although numerous, are not insurmountable and for 
most, simple solutions exist, which, when combined, would significantly increase the 
speed of production and the quality and consistency of the overall product. 
  
Mark is open to further meetings to discuss these issues, and we anticipate that we 
will meet again in a few weeks time to discuss some items in more detail, once further 
research is carried out. 
  
Meeting close 7:45pm  
  
  
Addendum (changes executed 7/06/2009 from M.Walker 3/07/2009): 
Page 1 
o Change 'Xcon' to read 'Xcom' in all instances 
o  Paragraph 2 Sentance 5 the word 'Change' should read 'Chance" 
 Page 2 
o  1st paragraph add to 2nd dot point ', assembly processes required' 
o  5th last paragraph, the number '26' should be '16' 
 Page 5 
o  Clause 11 b. the word 'seem' should be 'seen' 
 Page 7  
o Clause 20 b. the word 'Sensor' should be 'Senson' and web page can be found at 
www.senson.com.au  
 
9 PCB Design Review Meeting 
Tuesday, 7 July 2009 
11:36 AM 
  
Subject PCB Design Review Meeting 
Date and 
Location 
Monday, 6 July 2009 10:00 AM - 3:00 PM, LAADtech, 80 Jephson St. Toowong, Level 1, 
Meeting Room 1 
Attendees Richard Hodgson 
Message Meeting with Richard to discuss PCB design, modifications that need to be made as 
well as quotes for the modifications/new boards. 




Segment Controller Modifications: 
The following items were discussed for removal off the PCB: 
1. Linear Regulator 5V 
a. The 5V regulator, along with support capacitance will be removed as the switch 
mode power supplies are working correctly to supply an appropriate voltage to 
the Dual regulator. 
  
2. Switches 
 . All switches will be removed - these were purely for testing and hardware 
biasing of particular settings in the Microprocessor and the Ethernet Switch. 
Now that the hardware settings have been identified, these may be hardwired 
and most likely will not be modified.  
b. In case modifications need to be made, the pads underneath the switches 
(0603) will be left on the board, (although not necessarily in the same position) 
to allow for changes at a later date. These 0603 pads can simply be open 
circuited, as a 0Ohm resistor can be fitted to make the connection at minimal 
cost. The Dipswitch Pad can be removed. 
  
3. Bridge Rectifiers + AC 5 Pin Weidmuller 




 . All jumpers will be removed with the follow alterations: 
a. SPI Jumpers: Shorted 
c. Linear Regulator Select: Open - both ground and +5v jumper (linear regulator 
also removed) 
d. Switch Mode 5V Select: Shorted - both ground and +5v jumper 
e. USB Power: Open - USB power will not be an option on this board anymore. 
  
The following items were discussed for modification on the PCB: 
5. Dual Linear Regulator (3V3 + 1V8) 
 . This device has needed to be replaced due to incorrect part selection on first 
run. This was made exceptionally difficult by the relatively large components in 
the direct vicinity. More space around this device is required for both 
replacement/rework as well as to allow for a heat sink to be attached to the 
device. 
a. The heat sink may be added due to the significant amount of heat generated on 
this board in the vicinity of this regulator. It would be advantageous to measure 
the current flow through this device to ascertain that it is still working within 
specification.  
b. For longer component life Richard recommends that the device is only driven to 
50% of its rated values. Part No. TPS70451PWP from Texas Instruments which 
states a maximum current output of 1A on the 3V3 line and 2A on the 1V8 line 




 . Vias around the 11PC are being shorted to the 11PC pins.  
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a. These should be pulled away from the 11PC's and Tented on the 11PC side of 
the segment controller to prevent the reoccurrence of this problem. 
  
7. Oscillator 
 . Oscillator land did not correspond with triangular orientation pad on the bottom 
of the Oscillator itself and caused assembly confusion.  
a.  
b. As seen above, the note clearly describes that the chamfer may be on pin 1 or 4 
according to availability. I recommend a chamfer on both pins (despite the 
suggested land pattern) to avoid the manufacturing confusion and to indicate 
with a dot pin 1 on the stencil. This was taken from Pg 2 ABM3B Revised: (0) 
03.11.08 
  
8. Reset Switch 
 . Both reset switches are slightly more difficult to activate than necessary, and 
there is no need for two reset switches any more. 
a. The reset switches should be combined in a single switch of the same part. 
b. The single switch should be placed between the two previous switches to allow 
for easier operation at all angles from outside the door. 
c. The pads on either end of the reset switch need to be brought further apart as 
the part only just fits on the current pads. Richard to double check 
recommended pads and suggest adjustments. The value shown as "12.00 min" 





Diagram taken from: Pg 4-7 C&K Product Survey (Date Unknown) Accessed 
7/7/2009. 
  
9. Battery Holder 
 . The battery holder is not being soldered properly as it goes through reflow due 
to a lack of solder and pad size to form an appropriate fillet.  
a. The Pad sizes need to be increased in all directions to allow for fillet and 
potential hand rework later, as well as to increase the amount of solder pasted 
on pad. 
b. The amount of solder could be further increased by increasing the stencil 
aperture past the pad size. Since this is a particularly high plate (pin), it requires 
slightly more solder to form a fitting fillet. 
  
10. RJ12 Connector 
 . Potentially allow for some adhesive here to hold part to board - having some 
issues with plastic separating from the pins - pins remain soldered to board. No 
action required here as yet, however some further research into RJ12 
connectors required. N.B. This can also be reduced to RJ11 now that it is certain 
that the remaining two pins are not utilised. 
  
11. Segment Controller Identification 
 . Richard to find some space in the door opening for a barcode to be placed. This 
barcode should be scannable, however might not be implemented till later in 
the development. 
a. Some white printing is to be allowed under the space that is allocated for the 
barcode to allow for the number to written on, in case the barcode system is 
further away than first thought. 
b. Dominic/Dave to chase down an applicable barcode system and sizing to send to 
Richard. 
  
The following components need to be added to the Segment Controller PCB: 
484 
12. 3V3 biasing  
 . 3V3 connection to the Ethernet CT pins on the receive side of the transformers 
and the transmit side of the KSZ8993ML (schematics to come). This will be 
connected to the second, isolate analog supply. 
  
13. I2C ROM 
 . This is to allow for unique numbering/MAC addressing to avoid issues with 
programming and to make the program code unique.  
a. To be provided by Dom/Dave as a schematic addition to be fitted. 
  
These necessary modifications are to be costed by Richard once all information is 
available to him and returned to LAADtech. There is an estimated time frame of 1 
week for this quote. 
  
40mm Pitch: 
To achieve the tube rotation needed to maintain the LED distribution of the 20mm, at 
40mm tube spacing, the connectors on the PCB must be rotated at 80mm increments 
(every second 40mm slot). There were 2 potential ways to achieve this: 
1. Utilise a 2nd set of pads (5 added) to the current Segment controller PCB, such that 
either the 20mm SC or the 40mm SC configuration can be constructed from the same 
blank PCB. The microprocessor sides would be fitted identically, however a specific 
configuration of 11Pin Connectors would create the pitch modification. 
 . CON: This may be very difficult to achieve based on the density of the current 
PCB. However a position does exist and it may be possible without significant 
rework of the PCB. Richard to investigate. 
a. PRO: Only one PCB would be need to stocked for production of either. 
b. PRO: The micro processors would only have to work half as hard, and the frame 
rate could potentially increase. 
c. CON: The extra processor costs $$ and are not necessary. 
d. CON: The extra processors add IP's to the network and general network 
overhead (ARP etc) while the fewer processors would help to speed up sending 
from the master controllers point of view. 
  
2. Create an entirely new PCB from scratch with a single processor and the correct pad 
layout for 40mm. 
 . CON: This will take almost as much time and cost as the design of the first 
Segment Controller. 
a. PRO: Less IP's on the network 
b. CON: Speed will only be as fast as the 20mm display. 
c. CON: Two boards need to be stocked. 
  
An indicative cost of an entirely new board will be estimated by Richard for 
comparison. There are other costs involved included stencils for different boards, PnP 
programming etc. that may need to be considered at a deeper level when the decision 
is made. 
  
If the first option is to be granted, then Richard prefers the 2,4,6,8,10,12,14,16,18,20th 
connectors to be utilised for the 40mm. This does create a gap at the top of the SC, 
however implementing the odd numbered connectors would significantly increase the 
cost as he would need to re-place the entire board. In which case, a 2nd board may in 




Either option is considered not an issue from a programming point of view of the 
processor on board the Segment Controller. 
  
LED Board Modifications: 
3. Vias 
 . To be tented on LED side to prevent contact. LED side chosen as pins on flipside 
of the board may need to be accessed via automatic test jig as well as vias. 
Hence it would make sense not to tent this side. 
  
4. Panel-isation 
 . Move to 6up will be performed by IMP, ensure to provide this detail through at 
time of order. 
  
5. 11Pin Connector 
 . Richard brought up the possibility to utilise a non-protruding through hole, press 
fit component that would always locate to the same position, every time. 
a. Dominic/Dave to research some inline through hole parts that could fit this 
description. 
b. The other alternative would be to narrow the pads on the male 11pin so that it 
does not float around so much during reflow/locates with better tolerance 
during reflow. This would be a very minor change. 
  
6. 3V3 Capacitance 
 . There is a significant amount of ceramic capacitance on the 5V line for the blue 
and green LEDs, and this has not declined in operation. It may be possible to fit 
these capacitors to the Red 3V3 line as well and provide enough capacitance 
with little/no tantalums. The cost and viability of this solution needs to be 
investigated further. 
  
7. Test points 
 . To be able to effectively test the FFC and other connectors, without visual 
inspection, it is required to have test points created before the FFC connectors 
to be able to access every signal line at the end of the board. This will lead to the 
creation of a test fixture at a later date. 
  
Further Boards: 
There is potential in the near future to be creating two other boards for LAADtech's 
development. 
8. Test Board 
 . This would be a form factor 40mm x 400mm approx. And would have a 
microprocessor on board that could automatically test the LED board attached 
to it. A simple 'lock and test' procedure and connections need to be created to 
ensure this is a success. 
a. This would be a precursor to an original design predating the fixed segment 
controller, of a smaller SC with lower capabilities that would be utilised in large, 
flexible displays. 
  
9. Power conversion circuitry. 
 . A high power dissipating board needs to be designed to accept anything, AC, DC, 
at most voltages and output a stable voltage for the segment controllers and the 
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tubes. This design is required at a much shorter time frame to allow for 
industrial design modification of the SC to house this board. 
a. Again, this board will be a precursor to a fully AC distribution design. 
  
Again Richard will cost these items above and provide some indication as to the level 
of difficulty/design modifications that can be made to ease layout etc. 
  
Addendum:  
Richard recommended that before this PCB layout work is carried out, it would be 
advisable to gain some idea of the EM radiation spectrum of the device and ascertain 
whether it is likely to pass testing. He assumes that this device would fit under the 
computer specification FCC 15a for industrial devices. See 
http://ecfr.gpoaccess.gov/cgi/t/text/text-
idx?c=ecfr;rgn=div6;view=text;node=47%3A1.0.1.1.14.1;idno=47;sid=da5ad1c0af6bb2
64c4d639eb5ac35f3a;cc=ecfr for the full specification CFR Part 47, Section 15, 
Subsection A and B. I believe from the document that the LAADtech display fits into 
either:  
Other Class B digital devices & peripherals Verification. 






Both of which require full verification, rather than a statement of constituent part 
conformity. I.e., we have to get the screen tested.  
  
Richard recommended getting a preliminary test to see which frequencies are being 
emitted and at what power level to ascertain an indicative report on whether we are 
likely to pass full specification testing. This can be done for around $400-$500 for a 
basic test through EMC Technologies, at Archerfield. Only one found which appears to 
be the correct place has contact details at Acacia Ridge: 
  
Authorised NATA Signatory: Rune Berberg - Branch Manager 
  
General Email: brisbane@emctech.com.au  
Address: Unit 1 / 15 Success Street 
Acacia Ridge 4110 Qld 
Australia  
Telephone: + 617 3875 2455 
Mobile: +61(0)427610 003 
Facsimile: + 617 3875 2466 
  
Hours of Operation Monday - Friday 8.30am - 5pm  
  
In the spirit of concurrent engineering this meeting has been particularly beneficial at 
implementing most of the feedback from the manufacturing floor regarding the 
product and PCB design and LAADtech would especially like to thank Richard for his 
time and travel. 
  
Meeting Close 3:30pm 
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10 Minutes from Meeting with Sage Consulting 
Tuesday, October 21, 2008 
8:57 AM 
Subject Sage Consulting 
Date and 
Location 
Tuesday, October 21, 2008 9:00 AM - 11:30 AM, Meeting Room 1 
Attendees Andrew Kinmont (Sage Consulting), David Alderson, Dominic Xavier (Also Scott Geldard for 
first 1/2 hour, and Peter Inglis for 10minutes later in the meeting) 
Message Meeting to help solve microprocessor stability issue. 
Notes 
Ethernet 
1. Capacitive coupling is only used (and should be used) between ports on the same 
PCB 
 Capacitive coupling should be impedance matched between switches - may 
take some design time 
 Capacitive coupling should NOT be used directly to a port due to drift issues. 
 Capacitors should be rated at 2000V if being used to a port, if not being used 
to a port then no need to have such a high rating. 
 Edit schematics to reflect capacitive coupling 
2. Centre tap DC bias for Ethernet ports - See page 5 of the Micrel Reference 
Schematics 
 Edit schematics to reflect centre tap bias 
3. Ethernet device requires a separate oscillator/crystal. 
 Place second 25MHz crystal on board 
4. Oscillators/crystal used for Ethernet should have a 30ppm or less variance. 
5. Check 6 layer board requirements for KSZ8993ML and Ethernet port 
recommendations. 
Power Supply 
6. Ferrite bead must be placed between the Analog and Digital power points 
7. Not such a big need for the ferrite bead between digital pins, however necessary 
between analog. 
8. Also necessary between digital and PLL pins. The PLL pins are particularly sensitive 
to changes in the 1V8 line. 
9. Separate decoupling capacitors per power pin placed as close to the chip as 
physically possible. 
10. Possibility that the 3V3 line is turning off due to heat (Thermal Shut Down -TSD). 
This would explain why the oscilloscope didn't pick up a voltage above 3V3. If the 
3V3 voltage turned off, leaving the 5V rail, this could cause failure of the 
microprocessor. 
6. Due to the heat issue, it was recommended that the bridge rectifiers are removed 
from the board. No doubt they exist in a can package with spade terminals such that 
it can be plugged in an unplugged later from the aluminum door housing. 
Micro Processor 
7. Potential ESD risk on pins connected directly to microprocessor exposed to the 
outside world through the 11 pin connectors between Segment Controller and LED 
Boards. This could be eliminated by using a buffer chip which would be much more 
ESD tolerant. 
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8. Also potentially need a buffer chip to driver multiple clock sources, if a buffer chip is 
used, it is definitely required to be per tube, rather than per output. 
9. EMI pins are not a GPIO and when not implemented, the data sheet does not 
explicitly say how to deal with these. The STR9 Dongle leaves them open circuited. 
Check the implementation of these pins and if there is any other data on them. 
Possibly email ST… again. 
10. Remove GPIO shorted to ground both on schematic and on test boards 
 Edit schematics to remove GND connection on GPIO 
  
11. Both clock sources on the MII are inputs to the microprocessor? - check this 
12. Real Time Clock (RTC) Crystal rarely has capacitors connected to it, let alone larger 
crystals. ST design has 8pF capacitors, our design has 22pF capacitors - check this. 
This may cause instability in the RTC due to excessive capacitance. 
7. Processor 
8. I2C bus requires pull up resistors as the I2C circuit only pulls the line low for a brief 
period and lets it float back to high. Recommended 4k7 resistors on both lines. 
 Edit schematics to include 4k7 I2C pull up resistors 
9. USB pins (+/-) follow STR910 directions for dealing with these pins, however under 
no circumstance, short them together. This can be found on page 45 of the 101 page 
data sheet for the STR91xFA 
 Edit schematics to deal with USB pins appropriately 
10. Good practice to label multi-function pins as their GPIO as well as their intended 
function 
 Edit pin descriptions on schematics to reflect GPIO  
11. Differential receivers running off 5V directly into microprocessor. Although the input 
pins on the microprocessor are 5V tolerant, there is a section on going over 5V that 
talks about excessive quiescent current, hence for the purpose of testing it might be 
advisable to remove the differential receiver. 
12. Unplug the JTAG cable during prolonged testing, the JTAG port may be sinking 
current unnecessarily. 
13. Diode needs to be placed across reset switch to help capacitor discharge faster 
 Implement Low Power Shottkey across reset switch 
14. Processor pins have a capacitance of approximately 5pF, hence potentially need to 
reduce capacitance in the oscillator circuit.  
  
15. Sage used I2C pins for communication, it may be possible that using the SPI means 
that the chip does not boot up in standard mode. Consider changing this to get chip 
to boot up with default settings to test switch. 
PCB Layout 
16. Power Supply layout is particularly un-optimised. This may be something which we 
need to work with Richard on. 
17. Crystal layout needs to be symmetric and as close to the chip as possible 
18. Differential pairs need to be routed as close to each other as possible 
19. Ground plane under Ethernet ports needs to be removed 
20. No thermal relief on vias - only require thermal relief on pads which support a lead. 
21. Remove GND connection on PCB mounting holes 
22. Use a full ground plane, do not split - already implemented just a note. 
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11 LAADtech Internal Industrial Design Review 
Meeting 
Wednesday, 24 June 2009 
5:40 PM 
  
Subject Review and looking forward with Industrial Design 
Date and Location Wednesday, 24 June 2009 3:00 PM - 5:30 PM, LAADtech, Lv1 80 Jephson St, Toowong, 
Meeting Room 2 
Attendees Scott Geldard, Peter Inglis, David Alderson, Glenn Smith, Chris Hadley, Dominic Xavier 
Message Meeting with Glenn Smith to examine ID issues and rework with second display. 
Link to Outlook item 
  
Notes 
Chris Hadley of Plastic Developments Pty Ltd 
Ph: 0407 647 896 
Tel: 07 5564 7081 
PO Box 6551 
Gold Coast Mail Centre QLD 9726 
chris@plasticdevelopments.com 
  
Glenn Smith BBEid GDID 
Ivoke (Director) 
PH: 0424 981 144 




SC Segment Controller 
SCAH Segment Controller Aluminium Housing 
SCPH Segment Controller Plastic Housing 
SCPCB Segment Controller Printed Circuit Board 
SCDS Segment Controller Door Seal 
  
Meeting primarily to discuss the issues and potential timing problems with producing 
the next 30meter squared screen in time for September. 
  
1. Membrane - does not perform well at 45 degrees due to misalignment and printing 
'creep' of the black and clear parts. This is shading the LEDs and varying the apparent 
intensity of the LEDs at angles. 
  
2. End Caps - segments are not aligning as well as they could be due to issues with the 
placement of the end caps. The end caps tolerance is larger than predicted and 
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consequently causing a much larger gap than previously intended between the 
segments, creating a visible line in the display. 
  
3. T-Bolts - Are getting stuck as they pass the entry notch due to twisting in the slot when 
being pulled along by a mounting bracket. This mean the entire bracket must be 
removed and replaced on the other side of the entry notch for the bracket to be 
moved. This is both time consuming and frustrating. The washers on the T-bolts are 
also falling into the tube, or getting stuck behind the segment controller. 
  
4. Segment Controller Rubbers - potentially 'rolling' underneath the edge of the tube and 
hence not making a seal. The quality of the material and moulding doesn't appear as 
good as expected and some errors are forming that are causing the rubber like 
material to split. This maybe a combination of poor moulding technique combined 
with pressure from incorrectly placed tubes. 
  
5. Segment Controller o-ring - Does mould to housing nicely, requiring the need for a 
bonding material to secure the o-ring in place during assembly. Super Glue was utilised 
previously which has left residue on the segments as well as drying particularly hard 
and not making a watertight seal around the Segment Controller. 
  
6. SCDS - Poor tooling/material performance due to poor moulding technique again is 
causing this part to shrink to an unacceptable level. Although this feels difficult to 
believe that it shrunk so much in one direction, the result is a part which will not form 
a seal around the door. 
  
7. SCAH - is not sitting end-end on the previous Segment Controller without a noticeable 
gap between the two parts. Although the tolerance on this part is good, it is expected 
that the non-perpendicularity of the tubes and Segment Controllers is causing a 
segment to be a parallelogram, rather than a rectangle, such that when stacked, the 
misalignment is multiplied and a visible gap formed. 
  
8. Segment Controller PCB - is under stress when being placed in plastic housing due to 
thumb clips. The PCB cannot be removed without destroying the plastic and placing 
the PCB under even more stress.  
  
The metal thumb clips are also 'digging' into the screen printing on the PCB exposing the 
copper underneath. 
  
9. Segment Controller PCB 11Pin Connectors - are being soldered by hand in a two stage 
process - tacked and then fully soldered, both by hand - as the warping in the plastic is 
causing misalignment and the tolerance is such that if a jig is not used, the probability 
of all 20 connectors lining up is minimal, and makes the PCB impossible to fit. 
  
10. It is noted that when the SC's are placed at an angle past 180 degrees from intended 
that features which previously provided water removal/dissipation, now provide 
potential for the water to 'pool' around seals, causing ingress. 
  
The issues identified above were explored briefly and the following potential solutions were 
identified, but not thoroughly examined. 
  
11. A clear continuous membrane would be applied to the front face only of the tube, 
hence any misalignment would not result in any visual change. Chris and Glenn are in 
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negotiations with a contact at 3M - previously Merv, however he has now left the 
department - and are obtaining samples for examination and testing 
  
12. There is now a possibility of utilising a recessed end cap due to the removal of the 
capacitor on the far end of the tube, and this will be examined further.  
  
 There is also a possibility for removing the '3/4 screw feature' on the rear of the tube, 
creating a perfectly rectangle tube which could be easier to seal with a complete outer 
cap. Some issue arise with this regarding the angle of viewing of the LEDs and the 
distance from the face to the LED, more investigation required. 
  
 There are also issues with the segment-segment tube alignment and there is possibility 
to include a male and female feature on the end of the tubes to make some sort of 
positive alignment between the tube ends. This will be investigated. 
  
13. There is two schools of thought with this T-bolt: 
a. Reduce the chance of having to push a bracket past the entry notch by moving the 
notch 
b. Reduce the chance of getting stuck in the entry notch by changing how the notch is 
created. (Potentially changing the edges of the T-bolt as well) 
  
  It is anticipated that for this next design the entry position will be better placed to 
reduce the chance of the bolt encountering the entry notch. 
  
  Chris has stated that he might be able to beat the prices of our current manufacturer 
of T-bolts and hence bring the price down a little. Chris to investigate further. Cost of 
T-bolts has previously been underestimated by current supplier, however any further 
reduction in cost could only be beneficial (assuming better or equal to current quality). 
  
  The washers were originally intended to be fixed to the nuts, (come as a complete 
unit) to prevent the washers separating. Some research needs to be done here, 
however this is not critical. 
  
4. There is a possibility here to remove all flanges (at least on the top or bottom side) of 
the back of the tube, such that a wider, flatter rubber can be fitted to the SC. This 
would prevent entirely the SC rubbers rolling over due to tube placement and allow for 
better inspection of the pins as they enter the mating connector on the SC during 
manufacture. The flatter design, and better tooling management would result in a 
much more dimensionally stable and workable part. The removal of the flanges ont he 
tubes would also allow for water drainage. Currently water is able to 'pool' in the lower 
flange, with no relief for it to drain. Removing the flange in one place would allow this 
to drain adequately. 
  
5. Potential to make a custom 'flat' rubber to replace this o-ring. Requiring no gluing to 
hold in position during manufacture. Issues here include the profile of the flat rubber 
and its ability to crush in the seal groove to form a complete seal as well as the 
dimensional stability of the rubber from tooling. A material similar to Santoprene will 
be examined. 
  
6. Again, better control of the tooling/moulding procedure (temperature and feed 
rate/pressure) will be examined to produce a part that would be more dimensionally 
accurate to the mould to fit the housing. 
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It is estimated that the procedure of correcting the injection/hold times of the moulding 
process would take approximately a week. (1 week -> 5 Working days) 
 . Note that holes also need to be placed in the SCAH to fit the rubber features provided 
in the Santoprene to 'hold onto' the longer edges of the SCAH. Glenn/Chris to check.  
a. It was also noted that the 'lanyards' protruding from the SC Door Seal get in the way of 
the already manufactured Power Cable (+/- Cable Glands are on either side of the 
lanyard, and are joined on both sides on the gland) This causes the lanyard to be 
'pushed' to the side by the cable. Some issues may arise here, however if necessary, 
one lanyard will be removed post production. 
Reference for LAADtech : http://www.santoprene.com/ 
  
7. Potential here for some options: 
 . Use a manufacturing Jig to ensure perpendicularity of tubes and Segment Controllers. 
Such that segments sit better end-end. The dimensional accuracy of the Aluminium 
parts is within predicted tolerance and should fit together without modification. 
a. Modify (machine away) a small part of the top/bottom of the SC Aluminium housing to 
fit with some gap and utilise other alignment techniques - potentially the ridges in the 
back of the SC Aluminium housing - during construction to make a fully aligned display. 
c. It may also be possible to create alignment notches in the top/bottom of the SCs so 
that vertical alignment can be achieved mechanically, rather than by eye. This would 
also improve the way the Segment Controller Aluminium Housings (SCAH's) stack 
during construction. 
  
  It is anticipated that the best solution would incorporate all of these. A manufacturing 
jig is definitely appropriate, however to account for any construction irregularities on 
site it is also appropriate to allow some space between the segments. To make a 
consistent space between the segments during construction some sort of apparatus is 
required, or this could be achieved through the use of 'mating' features in the top and 
bottom of the SC's that 'bottom out' at exactly the correct spacing. Glenn mentioned 
the possibility of utilising the ridges in the back of the SCAH's for this. 
  
8. A nice solution which would place less stress on the PCB during manufacture (although 
similar stress in the final product) would be to make the plastic 'locating poles' on the 
SC Plastic Housing (SCPH) a little larger in diameter with a small taper on the top, such 
that a steel nut can be fitted and when screwed down, cut a thread into the plastic 
pole. The plastic thread would not be able to support large forces, however over the 
number of poles currently in the SCPH, would provide sufficient force to hold the PCB 
in place.  
  
  The plastic removed during thread cutting would not pose a problem to the SC PCB as 
the plastic would be non-conductive and potentially 'blown out' to remove possibility 
of interference with connectors. The steel nut could be separated from the PCB itself 
via a plastic washer, already commercially available, or could be moulded to 'bottom 
out' the steel nut just off the PCB (by fractions of a millimetre) to prevent excessive 
force on the PCB during manufacture.  
  
 The primary purpose would be to keep the steel nut from the PCB however, and 
prevent damage to the PCB screen print and exposing the copper tracks. The nut and 
thread would also allow for a socket to fit the nut and remove it without stress or 
damage to either the plastic or PCB. 
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9. This issue here really lies in the PCB electronic manufacture. Due to the warping of the 
plastic housing we note that a complex soldering method must be employed to fit the 
connectors to the SC PCB. Unfortunately the dimensional accuracy of the plastic part 
would be difficult to stabilise and hence this problem must be examined from an 
electronics point of view as well as ID.  
  
  There is potential for an aluminium jig to be manufactured to allow these connectors 
to go through the reflow oven and settle to an appropriate place. However this needs 
to be discussed with Mark Walker.  
  
  Another potential solution would be to make the SCPH holes (slots) for the 11Pin 
Connectors wider to allow for some inaccuracy in placement. This was discounted as it 
would be difficult to 'add' material to the tool to create the larger holes and this would 
be a 'fiddly' and difficult path. 
  
  It is apparent that this is not a critical issue, however has been considered. 
  Other potential features which were/have been explored prior to this meeting include 
(but are not limited to); 
10. The ability to remove an SC from the front, specifically the ability to remove an entire 
segment from the front without accessing the back of the display. 
11. The ability to remove a PCB from the SC without removing the tubes 
These items appear only as a wish list as they are not at all critical for this design. 
 
Addendum: 
It is apparent that the rubber seals (Both SCDS and SC-tube seal) need to be replaced 
due to tooling/manufacturing defects. These are to be replaced at no cost (Chris) 
by the manufacturer. 
  
The T-bolt strength is also in question as they have broken easily under stress before 
using a hand ratchet. The possibility for this to happen during operation creates 
the risk of a tube/segment/screen falling on people below. This is seen as a 
legislative/insurance issue that must be certified before installation. 
  
Part numbers and recyclability logos also need to be incorporated into part 
specifications. Things, like date, time, and part number need to be inserted into a 
mould to achieve this type of specification. Serial numbers and stock control is also 
an issue. However this is potentially an issue to be explored later. 
  
The key issue currently is rework of the 30meters squared to 40mm. 
The following issues directly relate to the timing and delivery of this display: 
12. Is it possible to create a tool and punch out 40mm SCPH's? 
  
Chris provided an approximate lead-time of 45-50 days (Not working days) to deliver 
JUST a tool. It would then require 2 weeks to trial the tool and make any adjustments 
and trial the materials for warp and shrinkage, and then 2 weeks to punch out parts 
and another week to deliver. The two weeks trial is not necessary (although 
recommended). At best we could create a part in 71 days, assuming best case scenario 
for all times. This cannot be reduced with a smaller part. This is considerably too long 
and hence making any plastic parts is not viable. The result of this is that we cannot 




It is deemed feasible to utilise a uni-directional segment (all tubes orientated in the 
same direction), and 'lock off' the non-used ports with rubber and a small length of the 
back of the tubes. In this manner, the 20mm SCPH's can be utilised. The disadvantage 
here is that the LED pattern is no longer uniform, and the visual properties of the 
screen on and off is not as clean as it could be. This is satisfactory for this project. 
  
13. Need to manufacture approximately 50 SCAH's. 
  
This tool has been utilised previously without issue. Only modification that needs to be 
made are the holes in the side of the door. This modification can be made quickly, 
assuming no modifications need to be made to place a second power supply board in 
the top of the housing, this can be submitted rather quickly. The lead time on the parts 
is approximately 3 calendar weeks from ordering. There is some confusion over 
whether this includes anodising or not. Chris/Glenn to check. 
 
14. Can we utilise the Front and/or back of the current tubes? 
  
The issue with the current tube design is the membrane, which is being replaced in this 
rework.  Unfortunately the design now calls for the front aluminium to be anodised. A 
process of industrial cleaning can be performed to clean the remaining membrane glue 
off, however this cost is prohibitive. Moreover, the firm anodising the tube fronts has 
nowhere to attach the electrodes as the lengths would have already been docked to 
2m. 
  
The backs of the tubes also have some membrane on them, again, cleaning this off 
would be prohibitive, and it is definitely cheaper and cleaner to utilise two entirely 
new pieces of aluminium. 
  
Granted that neither the front, nor the back of the aluminium is likely to be utilised 
again, any damage caused in taking apart the tubes is irrelevant. A tool would be nice, 
however unnecessary. 
  
It is concluded that hurdles directly that would directly prohibit 30 meters squared delivery 
in September can be overcome, and there are no ID issues with delivery. There are however 
some larger issues with delivery of 100meters squared as outlined higher above. 
  
Meeting Close at 5:25PM 
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Appendix Z: Component Descriptions 
1 The KSZ8993ML Ethernet Switch 
Micrel‘s KSZ8993ML will be used as the primary communication device for 
distributing Ethernet data throughout the display. This switch is an integrated 3-port 
switch where 2-ports operate in the standard Ethernet switch state with MAC and 
PHY layers built in and a third port which communicates to a microprocessor over 
the MII interface. In this setup, an ingress Ethernet frame can be forwarded to the 
next switch over one of the first two ports, or can be switched to the microprocessor 
which will decode the data for algorithm implementation.  
The switch has a number of internal registers to control how the switch operates and 
to update address tables. This is done via the microprocessor over either the MIIM or 
SPI interfaces. These direct links allows easy reconfiguration of how the switch 
operates in order to quickly and correctly distribute the data.  
The KSZ8993ML is specifically chosen as the version that is lead-free (Z) and uses a 
single 3.3V supply (L). The L version outputs 1.8V on pin 22 which is used for 
relevant pins in the same chip and for other nearby devices.  
2 Oscillator 
The Ethernet module requires the 25MHz oscillator connected between OSC1 and 
OSC2 be rated for parallel resonant operation. The oscillator must be set with load 
capacitors (C1 and C2) which varies in capacitance depending on the oscillator 
chosen. The NDK NX5032GA-25MHZ
2
 meets the requirements of the Ethernet chip 
and uses 8pF capacitors (both C1 and C2) to ensure a constant 25MHz oscillation. 
The microprocessor chosen is Ethernet specific and therefore contains an output 
clock pin which can be linked directly to the KSZ8993ML switch. In doing this, the 
same 25MHz oscillator is used as the input clock for the microprocessor. 
                                                 
2 Digi-Key Part Number 644-1041-1-ND[120] 
496 
 
Figure 11.22 Crystal oscillator operation [105] 
3 Ethernet Jack and Isolation 
Two Ethernet jacks are required per segment controller in order to form a continuing 
network. These jacks are connected to ports one and two of the KSZ8993ML. The 
test boards will aim to test two versions of Ethernet jacks, RJ45 with magnetics and 
RJ45 without magnetics (capacitive coupling to perform magnetics).  
Design of the Ethernet port and isolation transformers (magnetics) is commonly an 
important factor in FCC standards testing for new products. However, as the network 
that a segment controller will connect to is specific to the product, no external or 
unknown products will be connected. As such, a product without external devices 
attached does not need to adhere to the strict standards of the FCC. Therefore, while 
advised that the RJ45 ports be sufficiently isolated, they will not affect any unknown 
devices and require fewer components.  
RJ45 jacks are available with isolation transformers built into the jack (such as 
Pulse‘s JV006I21NL and Wurth‘s 7498011002). This minimises space and cost to 
the final design. Figure 11.24 shows how the Wurth range of RJ45 jacks can be 
connected to a PHY. Wurth offers a range of internal magnetics, where the 




Figure 11.23 Ethernet termination [106] 
 
Figure 11.24 Ethernet external connections[107] 
One type of connector will be an RJ45 jack without magnetics (such as the RJSSE-
5080). However, to compliment not having magnetics built into the port, a capacitive 
coupling circuit will be used (as shown in figure 7-9). The purpose of using this type 
of connection is a cost saving in the RJ45 jack. 
 
Figure 11.25 T4 Internal diagram [108] 
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4 STR912FAW44X6 Microcontroller 
ST Microelectronics‘ STR912FAW44X6 has been chosen to the processor most 
capable of handling the requirements of the segment controller. The STR912 range is 
specifically design for 10/100Mbit Ethernet via MII. The W44X6 is the most 
advanced processor in the STR912 range, with 512+32 Kbytes Flash, 96Kbytes 
RAM and 80 IO lines.  
The Flash memory has been designed with primary and secondary memory giving 
ultimate upgradeability. The secondary Flash (32Kbytes) is designated for basic 
start-up and register configuration such that the primary memory can to 
reprogrammed via Ethernet with the processor in operation.  
 
Figure 11.26 Device features for the STR91x family [109]  
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The microprocessor requires two voltage levels, one will be provided by voltage 
regulators (3.3V) and the other via pin 22 of the KSZ8993ML (1.8V). With reference 
to these voltages, the following table describes the maximum ratings for the STR91x 
family. 
 
Figure 11.27 Maximum ratings for the STR91x family [109] 
5 Line Drivers and Receivers 
In order to reliably send data from the segment controller to the slave boards over 
ribbon cables, differential signals will be used. In order to generate differential 
signals a line driver must be used (such as the AM26C31CD). The figure below 
shows the operation of the AM26C31CD. 
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Figure 11.28 Internal operation of line drivers [110] 
The AM26LS33ACD will provide the equivalent line receiver for the driver chosen. 
The line receiver can use the same enable lines and the drivers and provides a simple 
solution to providing single-ended to differential and back to single-ended 
conversions.  
 
Figure 11.29 Internal operation of line receivers [111] 
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Appendix BB: Allegro 6281 Data Sheet 
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